

Metron NFV Service Chains at the True Speed of the Underlying Hardware

Georgios P. Katsikas^{1,3}, Tom Barbette², Dejan Kostic³,
Rebecca Steinert¹, and Gerald Q. Maguire Jr.³

¹RISE SICS




²University of Liege




³KTH Royal Institute of Technology




Introduction



Service Chains of Network Functions




Service Chains of Network Functions



Minimize the performance impact of service chains


Motivation

Source: D. Firestone et al. Hardware-Accelerated Networks at Scale in the Cloud, Microsoft Azure, SIGCOMM 2017




Motivation

Source: D. Firestone et al. Hardware-Accelerated Networks at Scale in the Cloud, Microsoft Azure, SIGCOMM 2017




Motivation

Service chains today greatly
rely on CPU performance!




Can existing NFV systems operate at these emerging link speeds (i.e., at 100 Gbps)?


Deployment at 100 Gbps




Hardware Limit at 100 Gbps




Existing NFV Solutions at 100 Gbps




Existing NFV Solutions at 100 Gbps



Metron – Hardware-level Performance




Metron – Hardware-level Performance




Why do existing NFV
systems lose performance?


Software switch
dispatching




Software switch
dispatching




Software switch
dispatching




Software switch
dispatching



Software switch
dispatching




Software switch
dispatching




Software switch
dispatching

4 Inter-Core Transfers




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS

2 Inter-Core Transfers




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS

2 Inter-Core Transfers




Rule or hash-based
hardware dispatching




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS

2 Inter-Core Transfers




Rule or hash-based
hardware dispatching




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS

2 Inter-Core Transfers




Rule or hash-based
hardware dispatching




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS

2 Inter-Core Transfers




Rule or hash-based
hardware dispatching




Software switch
dispatching

4 Inter-Core Transfers




Pipeline dispatching
with or without RSS

2 Inter-Core Transfers




Rule or hash-based
hardware dispatching

1 Inter-Core Transfer



Software switch
dispatching


4 Inter-Core Transfers



Fastest system → fewest inter-core transfers

Rule or hash-based
hardware dispatching

1 Inter-Core Transfer




Software switch
dispatching



The available time to process 64-byte packets at
100 Gbps is **~5ns/packet**


with or without RSS

2 Inter-Core Transfers



Rule or hash-based
hardware dispatching

1 Inter-Core Transfer





Software switch
dispatching



The available time to process 64-byte packets at 100 Gbps is **~5ns/packet**

But, all existing NFV systems transfer each packet (one or more times) via DRAM or LLC

Rule or hash based
hardware dispatching



1 Inter-Core Transfer

Software switch
dispatching



The available time to process 64-byte packets at 100 Gbps is **$\sim 5\text{ns}/\text{packet}$**

But, all existing NFV systems transfer each packet (one or more times) via DRAM or LLC

Such a transfer takes several nanoseconds itself!

Zero Inter-core Transfers with Metron

Problems

Greatly underutilized hardware

Challenges

Hardware heterogeneity

Solutions

Unified hardware
management abstractions

Zero Inter-core Transfers with Metron

Problems

Greatly underutilized hardware

Too many inter-core transfers

Challenges

Hardware heterogeneity

Dynamic adaptation

Solutions

Unified hardware management abstractions

Dispatch traffic classes to CPU cores using tags. Map each tag to the correct core

Zero Inter-core Transfers with Metron

Problems

Greatly underutilized hardware

Too many inter-core transfers

Challenges

Hardware heterogeneity

Dynamic adaptation

Solutions

Unified hardware management abstractions


Dispatch traffic classes to CPU cores using tags. Map each tag to the correct core

Results

Up to 4.7x lower latency



Up to 7.8x higher throughput


2.75-6.5x better efficiency



Input service
chain to the
controller

**Metron
Controller**








Synthesized NF





Katsikas et al.
SNF: synthesizing high performance NFV service chains
PeerJ Computer Science 2016
































Performance Evaluation




Deployment at 40 Gbps



Throughput at 40 Gbps




Throughput at 40 Gbps




Throughput at 40 Gbps

38




Throughput at 40 Gbps


38




Throughput at 40 Gbps




Throughput at 40 Gbps




Throughput at 40 Gbps




Latency at 40 Gbps



Latency at 40 Gbps




Deployment at 100 Gbps




Metron Decomposition at 100 Gbps

■ Metron




Metron Decomposition at 100 Gbps

■ Metron ▼ Metron w/o HW Offl. (O)




Metron Decomposition at 100 Gbps

■ Metron ▼ Metron w/o HW Offl. (O) ◆ Metron w/o HW Disp. (D)




Metron Decomposition at 100 Gbps


■ Metron ▼ Metron w/o HW Offl. (O) ◆ Metron w/o HW Disp. (D) ◆ Metron w/o O & w/o D




Deployment at 10 Gbps




Dynamic Load Balancing



Dynamic Load Balancing



Dynamic Load Balancing



Open Source Activities

Metron's driver for managing commodity servers is now in ONOS

<https://github.com/opennetworkinglab/onos/tree/master/drivers/server>

<https://github.com/gkatsikas/onos/tree/metron-driver>

Metron's high performance data plane extends FastClick

<https://github.com/tbarbette/fastclick/tree/metron>



SWEDISH FOUNDATION *for*
STRATEGIC RESEARCH

Conclusion

Metron

NFV service chains at the speed of the hardware

Contributions

Orchestration of heterogeneous programmable hardware

Accurate CPU core dispatching

Hardware offloading

Quick and stable adaptation

Low-cost placement