


Computer Hardware Engineering

IS1200, spring 2015

Lecture 8: Memory Hierarchy


David Broman

Associate Professor, KTH Royal Institute of Technology
Assistant Research Engineer, University of California, Berkeley






Course Structure





Abstractions in Computer Systems





Agenda






Part I
Overview of
Memory Hierarchies

Part II
Instruction and
Data Caches




Part I

Overview of Memory Hierarchies



Acknowledgement: The structure and several of the good examples are derived from the book "Digital Design and Computer Architecture" (2013) by D. M. Harris and S. L. Harris.

David Broman dbro@kth.se



Memory Hierarchies

Part II Instruction and Data Caches Part III Virtual Memory

Memory



dbro@kth.se

Data Path (Revisited) Instruction and Data Memory

Problem: We assumed that each memory access takes 1 clock cycle. This is *true* only for *very* small memories or *very* slow processors. CLK CLK CLK **CLK** WE3 RD RD1 **3**2 **A2** RD2 Memory **A3** WD3 20:16 15:11 <<2 Sign Extend Writeback (W) Fetch (F) Memory (M) Decode (D) Execute (E) Part I Part II Part III Overview of Virtual Instruction and David Broman

Data Caches

6



Temporal and Spatial Locality - The Library Example


Problem 1. Each time you have a problem, you go to the library and read. You have to walk a lot...

Solution 1. You borrow the book you read often.

Temporal Locality

If you recently used a book, it is likely that you will read it again.

Problem 3. The library cannot store all possible books in the world on their shelves.



Solution 3. The library can borrow from other libraries, when requested by you.

Problem 2. Each time you find a closely related problem you, borrow a new book. You have to go and borrow books many times.

Solution 2. When you borrow a book, you borrow 10 books on the same shelf, with closely related topics.

Spatial Locality When you borrow a particular book, you are probably interested in other similar books.

David Bromar dbro@kth.se



Part II Instruction and Data Caches Part III
Virtual
Memory



Memory Technologies (1/2) SRAM and DRAM



SRAM (Static Random Access Memory)

- Simple integrated circuit, usually with one access port.
- Today, on-chip memory (same as processor)
- Access time 0.5-2.5ns Cost per GiB in 2012: \$500-\$1000



Douglas Whitaker, Wikipedia, CC BY-SA 2.5

DRAM (Dynamic Random Access Memory)

- Memory stored in capacitors need to be refreshed
- One transistor per bit much cheaper than SRAM
- SDRAM (synchronous DRAM). Uses clocks. Transfer data in bursts.
- DDR (Double Data Rate) SDRAM. Transfer data both on rising and falling clock edge.
- Access time: 50-70ns, Cost per GiB in 2012: \$10-\$20

Source: Patterson and Hennessy, 2012



Memory Technologies (2/2) Flash and Magnetic Disk



Wikipedia, CC BY-SA 3.0

Flash Memory

- Electrically erasable programmable read-only memory (EEPROM)
- Can wear out
- Used in solid state drivers (SSD)
- Access time: 5,000-50,000 ns, Cost per GiB in 2012 \$0.75-\$1



Magnetic Disk

- Collection of platters that spin 5,400 to 15,000 revolutions per minutes (rpm).
- Access time: 5,000,000-50,000,000 ns Cost per GiB in 2012 \$0.05-\$0.10

Clearly, there is a tradeoff between cost, access time, and size

How can we utilize these differences? Source: Patterson and Hennessy, 2012

David Broman dbro@kth.se




Part II Instruction and Data Caches Part III Virtual Memory

10



Memory Hierarchy



David Broman
dbro@kth.se

Part I
Overview of
Memory Hierarchies

Part II Instruction and Data Caches



Part II Instruction and Data Caches



Acknowledgement: The structure and several of the good examples are derived from the book "Digital Design and Computer Architecture" (2013) by D. M. Harris and S. L. Harris.

David Broman dbro@kth.se

Part I
Overview of
Memory Hierarchies




Part III Virtual Memory

12



Reading From Memory



Miss Rate = Number of misses

Total number of memory accesses

Hit Rate = Number of hits

Total number of memory accesses

What data should be in the cache so that we maximize the hit rate?

Part I
Overview of
Memory Hierarchies




14



How to achieve low miss rates?

"It's difficult to make predictions, especially about the future"

Attributed to various persons in the history





Cache Terminology

Capacity (C)

Number of words or bytes in the cache.

Number of Sets (S)

Each set holds one or more blocks of data. (Sometimes the term **row** is used instead of set)

Block size (b)

Number of words or bytes in a block.


Number of Blocks (B)

The total number of blocks.

Always: B >= S

Degree of associativity (N)

N = B/S



Part I
Overview of
Memory Hierarchies




Part III Virtual Memory

David Broman dbro@kth.se



Direct Mapped Cache (1/3) The mapping









Direct Mapped Cache (2/3) Cache Fields







Direct Mapped Cache (3/3) Hardware Implementation



David Broman dbro@kth.se

Part I
Overview of
Memory Hierarchies



Part III Virtual Memory



Loop Example 1 Data Cache – Temporal Locality



addi \$t0, \$0, 5
loop:
beq \$t0, \$0, done
lw \$t1, 0x4(\$0)
lw \$t2, 0xC(\$0)
addi \$t0, \$t0, -1
j loop
done:

Exercise: Assume that the cache is empty when entering the program. What is the *data* cache miss rate and the cache contents when reaching program point done.

lid	Tag	Data		
0			Set 7,	111 ₂
0			Set 6,	110 ₂
0			Set 5,	101 ₂
0			Set 4,	100 ₂
1	0000	mem[0x000C]	Set 3,	0112
0			Set 2,	0102
1	0000	mem[0x0004]	Set 1,	0012
0			Set 0,	000 ₂
	0 0 0	0	0	0 Set 7, 0 Set 6, 0 Set 5, 0 Set 4, 1 0000 mem[0x000C] Set 3, 0 Set 2,

32 bits

Answer: The missrate is 2/10 = 20%.

 $4_{16} = 00100_2$ $C_{16} = 12_{10} = 01100_2$



1 bit 27 bits



Loop ExampleInstruction Cache – Spatial Locality



```
addi $t0, $0, 5

loop:

beq $t0, $0, done

lw $t1, 0x4($0)

lw $t2, 0xC($0)

addi $t0, $t0, -1

j loop

done:
```

Exercise: Assume that the first addinstruction starts at address 0x0000 4000. The instruction cache has S = B = 256 words and b = 4 words. How many instruction cache misses occurs when executing the program, presupposed that the cache was empty from the beginning.



Note the **spatial locality**. Since we load 4 instruction each time, we do not get cache misses for each instruction.

Answer: Two cache misses

First, when loading the first 4 instructions, then when loading the two last instructions.

4 bits for representing 16 bytes block 0x0000 4**00**0 // Address to first addi 0x0000 4**01**0 // Address to second addi The mapping does not conflict.

David Broman dbro@kth.se

Part I
Overview of
Memory Hierarchies



Part III Virtual Memory



Loop Example 2 Data Cache – Conflicts



addi	\$t0,	\$0, 5
loop:		
beq	\$t0,	\$0, done
lw	\$t1,	0x4(\$0)
lw	\$t2,	0x24(\$0)
addi	\$t0,	\$t0, -1
j	loop	
done:		

Exercise: Assume that the cache is empty when entering the program. What is the *data* cache miss rate and the cache contents when reaching program point **done**.

Va	lid	Tag	Data		
	0			Set 7,	1112
	0			Set 6,	110 ₂
	0			Set 5,	101 ₂
	0			Set 4,	100 ₂
	0			Set 3,	011 ₂
	0			Set 2,	010 ₂
	1	0000	mem[0x0024]	Set 1,	001 ₂
	0			Set 0,	000 ₂

1 bit 27 bits 32 bits

Answer:


 $4_{16} = 0000 \ 0100_2 \qquad 24_{16} = 0010 \ 0100_2$

The miss rate is 10/10 = 100%.

22



N-way Set Associative Cache





Fully Associative Cache and Direct Mapped Cache revisited

All caches are N-way set associative caches.

A fully associative cache has B = N and S = 1.

Gives the lowest miss rate, but requires most hardware.

Another name for a fully associative cache is a **B-way set associative cache**.

A direct mapped cache has N = 1 and B = S.

Another name for a direct mapped cache is a **one-way set associative cache**.



Part II
Instruction and
Data Caches



Replacement Policy

Direct Mapped Cache

Each address maps to a unique block and set. Hence, when a set is full, it must be replaced with the new data.

N-way Set Associative Cache where N > 1

- Least Recently Used (LRU) Policy. Simple with a 2-way set associative cache by using a use bit U. Commonly used.
- Pseudo-LRU Policy. For N-ways were N > 2. Indicate
 the least recently used group and upon replacement,
 randomly selects a way in the group.
- First-in First-out (FIFO) replacement policy.
- · Random replacement policy.

Part I Part II Part III

David Broman dbro@kth.se Part II Instruction and Virtual

Memory Hierarchies Data Caches Memory



Multi-Level Caches

Large caches tend give lower miss rates, but...

Large caches tend to be slower.

Solution: Multi-Level Caches

L1 cache, small enough to get
1-2 cycle times.

L2 cache, is also build in

SRAM, but is larger, and therefore slower.

Examples from Reality

ARM Cortex-A8

- L1, 4-way, 32KiB, split instruction/data, random replacement
- L2, 8-way, 128KiB, unified inst./data, random replacement
- No L3 cache

Intel Core-I7 920

 L1, 4-way (i),8-way (d), 32KiB, split instruction/data, Approximate LRU

Virtual Memory

- L2, 8-way, 256KiB, unified inst./data
- L3, 16-way, 8MiB, Approximate LRU

David Broman

dbro@kth.se

Part I

Overview of

Memory Hierarchies



Part III Virtual Memory 24




Write Policy




Write-Through Policy

When writing to the cache, the data is simultaneously written back to main memory.



Write-Back Policy

A dirty bit (D) is associated with each cache block.



On a write, D is set to 1. If D is 0, the cache block has not been written to.

Data is written back to main memory when evicted and D = 1

David Broman dbro@kth.se

Part I
Overview of
Memory Hierarchies

Part II
Instruction and
Data Caches

Part III
Virtual
Memory



Part III

Virtual Memory




26





Rationales for Virtual Memory



Virtual memory uses the hard drive. Slow, but large memory.

Why?

- Gives the illusion of a very big memory.
- Gives memory protection between concurrent running programs (each process has its on virtual memory space).

David Broman dbro@kth.se

Part I
Overview of
Memory Hierarchies

Part II Instruction and Data Caches





Virtual Memory vs. Caches

Virtual memory has similarities to caches, but uses another terminology.

Cache	Virtual Memory	Typically, 4KB
Block Block size Block offset Miss Tag	Page Apage Size Page offset Page fault Virtual Page number	or more

28

David Broman


dbro@kth.se



30




Virtual Memory Overview






Page Table and the Memory Management Unit (MMU)

Solution: Page table, stored in Physical Memory



The **operating system (OS)** is responsible for updating the page table and moving data between memory and disk



Translate the virtual page number (VPN) to the physical page number (PPN). Done in hardware in the **Memory Management Unit (MMU)**.

David Broman dbro@kth.se Part I
Overview of
Memory Hierarchies

Part II Instruction and Data Caches





The Translation Lookaside Buffer (TLB)

Problem: Accessing the page table each memory access would result in extreme performance degradation.

A Translation Lookaside Buffer (TLB) caches the latest pages.

A TLB is typically organized as a **fully associative cache**. Holds typically 16 to 512 entries.

Due to temporal and spatial locality, a TLB typically has a hit rate of more than 99%

David Broman dbro@kth.se

Part I
Overview of
Memory Hierarchies

Part II Instruction and Data Caches





Summary

Some key take away points:

- Memory hierarchies are used because memories have different cost, size, and speed.
- There are two kinds of caches: instruction caches and data caches.
- Two important properties that make caches useful: temporal locality and spatial locality.
- Caches can be direct mapped, N-way, or fully associative.
- **Virtual memories** enable large virtual address spaces and enable memory protection between different concurrent programs.





32

Part I
Overview of
Memory Hierarchies

Part II
Instruction and
Data Caches