Written exam with solutions  
IE1204-5  Digital Design  
Friday 15/1 2016 14.00-18.00

General Information

Examiner:  Ingo Sander.
Teacher:  Kista, William Sandqvist tel 08-7904487  
Teacher:  Valhallavägen, Ahmed Hemani 08-790 4469

Exam text does not have to be returned when you hand in your writing.

Aids:  No aids are allowed!
The exam consists of three parts with a total of 14 tasks, and a total of 30 points:

Part A1 (Analysis) contains ten short questions. Right answer will give you one point. Incorrect answer will give you zero points. The total number of points in Part A1 is 10 points. To pass the Part A1 requires at least 6 points, if fewer points we will not look at the rest of your exam.

Part A2 (Methods) contains two method problems on a total of 10 points.
To pass the exam requires at least 11 points from A1 + A2, if fewer points we will not look at the rest of your exam.

Part B (Design problems) contains two design problems of a total of 10 points. Part B is corrected only if there are at least 11 points from the exam A- Part.

NOTE ! At the end of the exam text there is a submission sheet for Part A1, which shall be separated and be submitted together with the solutions for A2 and B.

For a passing grade (E ) requires at least 11 points on the exam. If exactly 10 points from A1(6)p+ A2(4p), (FX), completion to (E) will be offered.

Grades are given as follows:

<table>
<thead>
<tr>
<th>Points</th>
<th>Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 –</td>
<td>F</td>
</tr>
<tr>
<td>11 –</td>
<td>E</td>
</tr>
<tr>
<td>16 –</td>
<td>D</td>
</tr>
<tr>
<td>19 –</td>
<td>C</td>
</tr>
<tr>
<td>22 –</td>
<td>B</td>
</tr>
<tr>
<td>25</td>
<td>A</td>
</tr>
</tbody>
</table>

The result is expected to be announced before Friday 15/2  2016.
Part A1: Analysis

Only answers are needed in Part A1. Write the answers on the submission sheet for Part A1, which can be found at the end of the exam text.

1. 1p/0p
A function \( f(x, y, z) \) is described by the expression:
\[
f(x, y, z) = z(x \oplus y) + \bar{z}
\]
Write down the function maxterms, give the function as a product of sums.
\[
f(x, y, z) = \{PoS\} = ?
\]
1. Proposed solution.
\[
f(x, y, z) = z \cdot (xy + \bar{xy}) + \bar{z} = xyz + \bar{x}yz + \bar{z}
\]
\[
f(x, y, z)_{PoS} = (\bar{z} + \bar{y} + \bar{x})(\bar{z} + \bar{y} + x)
\]

2. 1p/0p
A four bit unsigned integer \( x(x_3x_2x_1x_0) \) is connected to an 4-bit adder as in the figure. The result is a 5-bit number \( y(y_4y_3y_2y_1y_0) \). Draw the figure to the right how the same results can be obtained without using the adder. There are also bits with the values 0 and 1 if needed. You will find a copy of the figure on the submission sheet.

2. Proposed solution.

3. 1p/0p
A two complement 4 bit number is \( x = 0101 \). Express \(-x\) as a two complement 8 bit number.
(Expanded to 8 bit). \(-x = ?\)

3. Proposed solution.

\[
x = 0101 \quad -x = 1010 + 1 = 1011 \quad 11110111
\]
4. 1p/0p
Given is a Karnaugh map for a function of four variables \( y = f(a, b, c, d) \).
Write the function as a minimized \( y_{\text{min}} \) sum of products, on SoP form.
“-” in the map means "don’t care".

<table>
<thead>
<tr>
<th>( a )</th>
<th>( b )</th>
<th>( c )</th>
<th>( d )</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>11</td>
<td>-</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

4. Proposed solution. \( y = \overline{b}d + ab + \overline{b}cd \)

5. 1p/0p
The figure bellow shows a circuit with two NAND gates and one NOR-gate. Simplify the function \( Y = f(a, b) \) as much as possible.

5. Proposed solution.
\[
Y = a \cdot \overline{b} \cdot (a + \overline{b}) = \{dM\} = a \cdot \overline{b} + (a + \overline{b}) = a \cdot b + a + b = a(b+1)+b = a+b
\]

6. 1p/0p
What logic function does this multiplexor circuit represent?

6. Proposed solution. \( f(b, a) = b \cdot a + \overline{b} \cdot b = b \cdot a + 0 = b \cdot a \)
7. 1p/0p
Give an expression for the logical function realized by the CMOS circuit in the figure. One half of the circuit, the Pull Down Network, is hidden – but the circuit operation is still possible to determine with the help of the surviving parts.
Answer with sum of products, SoP, form. \( F = f(A, B, C) = ? \)

7. Proposed solution.

\[
F = \overline{F} = \overline{C} \cdot B + \overline{A} = \\
= \{dM\} = (C + B) \cdot A = \\
= AC + AB
\]

8. 1p/0p

A synchronous counter starts in the state \( Q_1Q_0 = 00 \). Give the sequence of states for the following four clock pulses.


\[ Q_1^* = Q_0 \oplus \overline{Q}_1 = Q_0 \oplus \overline{Q}_1 \text{ (equal)} \quad Q_0^* = \overline{Q}_0 \text{ (toggle)} \]

\[ Q_1^*Q_0^* : \quad 00 \rightarrow 11 \rightarrow 10 \rightarrow 01 \rightarrow 00 \]
9. 1p/0p

For the flip-flops: setup time $t_{su} = 4$ ns, delay time for the flip-flop outputs $t_{pdQ} = 3$ ns. The XOR-gate has delay time $t_{pdXOR} = 5$ ns.

- How long does it need to be between the clock pulses $T_{CP} > ?$ for the counter function to be safe?
- What value must the hold time have $t_h$ for this circuit to work? $t_h < ?$ ns.


The clock period is determined by the longest path, the one with the XOR-gate. $T_{CP} = t_{pdQ} + t_{su} + t_{pdXOR} = 3 + 4 + 5 = 12$ ns. Hold time is the time the data input must be stable after the clock edge. The flip-flop that has its $D$-input directly connected to the $\overline{Q}$ will get its $D$-input changed first, directly after $t_{pdQ} = 3$ ns. $t_h < 3$ ns.

10. 1p/0p

Below is the VHDL code for a "next state decoder" for a Moore machine. To the right is an initiated state diagram. Finish the state diagram so that it complies with the VHDL code. The same figure is also on the submission sheet.

```vhdl
begin
next_state_decode:
process ( present_state, x )
begin
if x = '1' then
  case present_state is
  when 0 => next_state <= 1;
  when 1 => next_state <= 1;
  when 3 => next_state <= 2;
  when 2 => next_state <= 2;
  end case;
else -- I = '0'
  case present_state is
  when 0 => next_state <= 0;
  when 1 => next_state <= 3;
  when 3 => next_state <= 3;
  when 2 => next_state <= 0;
  end case;
end if;
end process;
end
```

Part A2: Methods

*Note! Part A2 will only be corrected if you have passed part A1 (≥6p)*

11. 4p

A display for an electronic dice consists of seven LEDs that are controlled by four signals A B C D. A B and C turns two LEDs on, while D turns one on.

\[(A=1 \text{ and } B=C=D=0 \Rightarrow \text{“2”})\]

The display shows the usual dot patterns of dice. (See the figure for the details).

One would now also be able to show the dice outcomes on a digital number display. The display uses the standard binary code for the digits.

You should construct a code converter (the circuit Dice/Bin) from **ABCD** to binary code \(x_2x_1x_0\) for digits 1, 2, 3, 4, 5, 6. Assume that nothing more than the usual dice dot patterns above occurs – use Don’t Care.

a) (1p) Set up the connection between **ABCD** and \(x_2x_1x_0\) as a table (some kind of truth table).

b) (2p) Draw the karnaugh maps for the three bits of the binary-code and derive minimized expressions for \(x_2 \ x_1 \ x_0\) on SoP form. Exploit don’t care. (Possibly inspection of the table can directly provide one of the expressions).

c) (1p) Draw the schematic of the Dice/Bin code converter using optional types of gates.


<table>
<thead>
<tr>
<th><strong>ABCD</strong></th>
<th>(x_2 x_1 x_0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>001</td>
</tr>
<tr>
<td>8</td>
<td>1000</td>
</tr>
<tr>
<td>3</td>
<td>0011</td>
</tr>
<tr>
<td>10</td>
<td>1010</td>
</tr>
<tr>
<td>11</td>
<td>1011</td>
</tr>
<tr>
<td>14</td>
<td>1110</td>
</tr>
</tbody>
</table>

**Inspection of table gives:** \(x_0 = D\)

\[x_0 = D \quad x_1 = AC \]

\[x_1 = \overline{B} + AC + AC = \overline{B} + A \oplus C\]
12. 6p
A synchronous sequential circuit, a Moore machine, has an input signal $x$ and an output signal $out$. The circuit diagram is shown at right in the figure below.

(a) (2p) Analyse the circuit and derive the next state functions

$$q_i^+ = f(q_i, q_0, x) \quad q_i^- = f(q_i, q_0, x)$$

(b) (2p) Set up the coded state table

$q_i^+ q_i^- = f(q_i, q_0, x)$

and draw the state diagram.

c) (2p) Redesign the circuit, maintaining the function so that it uses two 4:1 multiplexers to the functions:

$$q_i^+ = f(q_i, q_0, x) \quad q_i^- = f(q_i, q_0, x)$$

You should indicate what is to be connected to multiplexers data inputs. See the figure to the right.

$$q_i^+ : \text{mux}_{q_0} = ?, \text{mux}_{q_1} = ?, \text{mux}_{i_0} = ?, \text{mux}_{i_1} = ?$$

$$q_i^- : \text{mux}_{q_0} = ?, \text{mux}_{q_1} = ?, \text{mux}_{i_0} = ?, \text{mux}_{i_1} = ?$$

12. Proposed solution

(a) $q_i^+ = \bar{x}q_i \bar{q}_0 + \bar{q}_1 q_0 \quad q_i^- = q_i \bar{q}_0 + xq_i + xq_i$

(b) $q_i^+ q_i^- = f(q_i, q_0, x)$

(c) Multiplexers are using the select variables $x$ and $q_0$ so therefore we change the variable order of the encoded state table.

$q_i q_0 x \rightarrow xq_0 q_i$

Thereafter the mux data are given directly from tables.

$$q_i^+ : \text{mux}_{x_0} = q_i, \text{mux}_{x_1} = \bar{q}_1, \text{mux}_{i_0} = 0, \text{mux}_{i_1} = \bar{q}_i$$

$$q_i^- : \text{mux}_{x_0} = q_i, \text{mux}_{x_1} = q_i, \text{mux}_{i_0} = 1, \text{mux}_{i_1} = q_i$$
Part B. Design Problems

*Note! Part B will only be corrected if you have passed part A1+A2 (≥11p).*

**13. 6p** Synchronous sequential circuit. Traffic control.

a) (2p) State minimize the state table to the right \((a,b,c,d,e,f,g,h)\). Then draw the minimal state diagram.

(To resolve this independent task may well prove to be a good use of time for the solving the rest of the task!)

At roadworks when forced to make a path so narrow that only cars in one direction at a time can pass, usually putting up traffic signals. You will design a synchronous sequential circuit, in the form of a positive edge-triggered Moore machine with D flip-flops for controlling such a traffic signal.

The sequential circuit has an output signal \(y\) that controls the traffic signals so that if \(y = 0\) traffic in the direction \(A \rightarrow B\) is let through, and when \(y = 1\) traffic in the direction \(B \rightarrow A\) (thus always only traffic in one direction).

The sequential circuit has two input signals \(w_A\) and \(w_B\) from sensors that indicates when/if there are vehicles \((w=1)\) in directions A or B. Clock pulses will be every ten seconds.

Specification:
- alone car has red light \( \rightarrow y = \text{change} \)
- alone car has green light \( \rightarrow y = \text{same} \)
- cars from both directions \( \rightarrow y = \text{same, but change after the next clock edge (queue mode)} \)
- no cars \( \rightarrow y = \text{same} \)

(\*Hint, four states are required\*)

b) (2p) Derive the circuit **state table** and draw the **state diagram**.

c) (2p) Use binary code to encode the states and derive the **encoded state table**. Derive the minimized expressions for **next state** and for the **output**.

(\*Wonder what the traffic safety administration would say about this traffic signal?\*)

a) \[(abgh)(cdef)\]
\[a_0 \rightarrow (cdef) a_1 \rightarrow (cdef) a_0 \rightarrow (cdef)\]
\[b_0 \rightarrow (abgh) b_1 \rightarrow (abgh) b_0 \rightarrow (cdef)\]
\[g_0 \rightarrow (abgh) g_1 \rightarrow (abgh) g_0 \rightarrow (cdef)\]
\[h_0 \rightarrow (cdef) h_1 \rightarrow (cdef) h_0 \rightarrow (cdef)\]
\[(ah)(bg)(cdef)\]

b) \((ah)(bg)(cdef)\)
\[c_0 \rightarrow (cdef) c_1 \rightarrow (bg) c_1 \rightarrow (cdef) c_0 \rightarrow (cdef)\]
\[d_0 \rightarrow (bg) d_1 \rightarrow (bg) d_0 \rightarrow (bg)\]
\[e_0 \rightarrow (bg) e_1 \rightarrow (bg) e_0 \rightarrow (bg)\]
\[f_0 \rightarrow (cdef) f_1 \rightarrow (cdef) f_0 \rightarrow (cdef)\]
\[(ah)(bg)(cf)(de)\]

other names \((r)(q)(p)(s)\)

14. Edge detection.

A asynchronous sequential circuit has one input \(w\) and two outputs \(z_1\) and \(z_2\). When the input \(w\) has a positive edge \(z_1\) will indicate this with a short pulse (with the duration of a state transition). When the input has a negative edge this will in the same way be indicated with a short pulse on output \(z_2\). See the figure.

a) Set up a proper flow table for the sequence circuit. Draw the state diagram.

b) Do a suitable state assignment with an exitation table which gives a circuit that is free of critical race. You should also derive hazard free expressions for the next state and an expression for output, and draw the circuit diagrams with optional gates.

Gray code gives the states hamming distance 1

\[ z_1 = q_2 q_i \quad z_2 = q_2 \bar{q}_i \]

\[ q_2^* = q_i \]

\[ q_1^* = w q_2 + w q_1 + q_2 q_i \]

Extra hazard cover is not needed

Hope all went well!
Submission sheet for Part A1  Sheet 1  
( remove and hand in together with your answers for part A2 and part B )

Last name:  _____________________  Given name:  _____________________

Personal code:  _____________________  Sheet:  1

Write down your answers for the questions from Part A1 ( 1 to 10 )

<table>
<thead>
<tr>
<th>Question</th>
<th>Answer</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( f(x, y, z) = {PoS} = ? )</td>
</tr>
<tr>
<td>2</td>
<td>( x_3 \overline{x}_2 \overline{x}_1 x_0 )</td>
</tr>
<tr>
<td>3</td>
<td>(-x = ? ) (8 bit 2-complement)</td>
</tr>
<tr>
<td>4</td>
<td>( f(a, b, c, d) = {SoP}_\text{min} = ? )</td>
</tr>
<tr>
<td>5</td>
<td>( Y = f(a, b) = ? )</td>
</tr>
<tr>
<td>6</td>
<td>( f(b, a) = ? )</td>
</tr>
<tr>
<td>7</td>
<td>( Y = f(A, B, C) = ? )</td>
</tr>
<tr>
<td>8</td>
<td>( Q, \overline{Q}_0 : 00 \rightarrow )</td>
</tr>
<tr>
<td>9</td>
<td>( T_{CP} &gt; ? ) [ns]  ( t_h &lt; ? ) [ns]</td>
</tr>
<tr>
<td>10</td>
<td>( x = 0 )</td>
</tr>
</tbody>
</table>

This table is completed by the examiner!!

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Points</td>
<td>11</td>
<td>12</td>
<td>13</td>
</tr>
</tbody>
</table>

11