



Written reexam with solutions for IE1204/5 Digital Design Monday 14/3 2016 14.00-18.00

General Information

Examiner: Ingo Sander.

Teacher: William Sandqvist phone 08-7904487

Exam text does not have to be returned when you hand in your writing.

Aids: No aids are allowed! The exam consists of three parts with a total of 14 tasks, and a total of 30 points:

Part A1 (Analysis) containes ten short questions. Right answer will give you one point. Incorrect answer will give you zero points. The total number of points in Part A1 is 10 points. To pass the **Part A1 requires at least 6p**, *if fewer points we will not look at the rest of your exam*.

Part A2 (Methods) contains two method problems on a total of 10 points.

To **pass the exam** requires at least **11 points** from A1 + A2, *if fewer points we will not look at the rest of your exam*.

Part B (Design problems) contains two design problems of a total of 10 points. Part B is

corrected only if there are at least 11p from the exam A- Part.

NOTE ! At the end of the exam text there is a submission sheet for Part A1, which shall be

separated and be submitted together with the solutions for A2 and B.

For a passing grade (E) requires at **least 11 points on the exam**. If exactly 10p A1(6p)+A2(4p), (FX), completion to (E) will be offered.

Grades are given as follows:

0 –	11 –	16 –	19 –	22 –	25
F	Е	D	С	В	А

The result is expected to be announced before Monday 4/4 2016.

Part A1: Analysis

Only answers are needed in Part A1. Write the answers on the submission sheet for Part A1, which can be found at the end of the exam text.

1. 1p/0p A function f(x, y, z) is described by the expression: $f(x, y, z) = (z \oplus \overline{x})(\overline{x} + \overline{z})(\overline{xyz})$ Write down the function as a **minimized** product of sums, **PoS**. $f(x, y, z) = \{PoS\}_{\min} = ?$ 1. Proposed solution. $f(x, y, z) = (z \oplus x)(x+z)(xyz)$ $\overline{(z \oplus x)} = \overline{zx + zx} = \{dM\} = (\overline{z + x})(z + x)$ $y_{Z}(z+x)$ 00 01 11 10 $(\overline{xyz}) = \{dM\} = (\overline{x} + \overline{y} + \overline{z})$ 0 0 0 $\Rightarrow f(x, y, z) = (\overline{z} + \overline{x})(z + \overline{x})(\overline{x} + \overline{y} + \overline{z}) =$ (x+y+z)=(z+x)(z+x)

2. 1p/0p

 $S_0 = ?$

A special case of addition is when a binary number $x (x_N \dots x_1 x_0)$ is incremented with 1, S = x + 1. One can then build a simplified adder as in the figure. Since there is one number and not two numbers being added it is enough to use half adders (HA) instead of full adders (FA). The first stage can be further simplified. Derive the functions S_0 and C_{out0} for this first stage.



2. Propsed solution.

It is enough that the blocks are half adders instead of full adders. The first stage just need an inverter.



3. 1p/0p

Two two-complement 4 bit binary numbers are x = 1010 and y = 0011. Give the result of the **multiplication** $x \cdot y$ as a two-complement 8-bit binary number (sign extended to 8 bit).

3. Proposed solution. $x = \mathbf{1}010 = -(0101+1) = -0110_2 = -6_{10}$ $y = +\mathbf{0}011_2 = +3_{10}$ $-6\times3 = -18$ -18_{10} (8-bit) = $-00010010_2 = (11101101+1)_2 = \mathbf{1}1101110_2$ (238)

4. 1p/0p

Given is a Karnaugh map for a function of four variables $Y = f(x_3, x_2, x_1, x_0)$. Write the function as a minimized Y_{\min} sum of products, on **SoP** form. "-" in the map means "don't care".

x ₃ x ₂ x ₁	×0 00	01	11	10
00	0_	¹ 1	³ 1	² 0
01	4 0	5	⁷ 1	⁶ 1
11	12	13 1	¹ 0	¹ 0
10	8 0 8	⁹ 1	¹¹ 1	10



5. 1p/0p

Draw a circuit with **NOR**-gates that corresponds to the Venn-diagram in the figure. (white area = 0, dark area = 1). The complement of the variables are *not* available.



5. Proposed solution. $Z = \overline{x} \cdot y = \overline{\overline{x} \cdot y} = \{dM\} = \overline{x + y}$



6. 1p/0p

The figure below shows a circuit with two NOR gates and one NAND-gate. Simplify the function Y = f(a, b, c) as much as possible.



6. Proposed solution.

$$Y = \overline{(\overline{a+c}) \cdot b} + c = \{dM\} = \overline{\overline{a \cdot c} \cdot b} + c =$$

 $= \{ dM \} = a \cdot c \cdot b \cdot c = a \cdot b \cdot c$

7. 1p/0p

Give an expression for the logical function realized by the CMOS circuit in the figure? Give the function on the SoP form. Y = f(A, B, C) = ?





The circuit has three inverters that first inverts the signals A B and C to $\overline{A} \overline{B} \overline{C}$ before they proceed. The lower part of the circuit, "Pull Down

Network", gives us the condition of 0, for \overline{Y} . Finally *Y* is obtained with de Morgan Law.

8. 1p/0p

"1"



A synchronous counter as shown above starts with the state $q_1q_0 = 00$. Specify the **count sequence** for the next four clock pulses.

8. Proposed solution.

$q_1^+ = \overline{q}_1 \oplus q_0 = \overline{q_1 \oplus q_0}$ $q_0^+ = \overline{q_1}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccc} q_1 & q_0 & 0 & 1 \\ 0 & 0 & 0 \\ 1 & 1 & 1 \\ q_0^+ \end{array}$	$\Rightarrow \begin{array}{c} q_1 q_0 0 & 1 \\ 0 & 10 & 00 \\ 1 & 01 & 11 \\ q_1^+ q_0^+ \end{array}$	
	00	$\rightarrow 10 \rightarrow 01$	$\rightarrow 00 \rightarrow$	

9. 1p/0p

For a JK-flip flop, as you probably remember, the following rules apply:

 $JK: 00 \ Q$ remains the same $JK: 01 \ Q$ is reset to 0

JK: 11 Q toggles value

JK: 10 Q is set to 1



Show (draw) how to make a JK flip-flop of the D flip-flop and a 4: 1 multiplexer. In addition to Q and its inverse, there are constants 1 and 0 available. A copy of the figure is also on the submission sheet.

9. Proposed solution.



10. 1p/0p The following is the VHDL code for a logic function. What is the function?



library ieee; use ieee.std_logic_1164.all; entity GATE ent is port(x: in std logic; y: in std logic; F: out std logic); end GATE ent; architecture behv of GATE ent is begin process(x, y) begin if (x='0' and y='0') then F <= '1'; else F <= '0'; end if; end process;

end behv;

10. Proposed solution. $F = \overline{x \cdot y} = \overline{\overline{x \cdot y}} = \{dM\} = \overline{x + y}$ NOR (or bubble AND)

Part A2: Methods

Note! Part A2 will only be corrected if you have passed part A1 ($\geq 6p$)

11. 4p Light Gun - emergency equipment for traffic control tower.



You shall construct a combinatorial circuit for a signal lamp for traffic control tower (emergency). With an 8-position binary coded switch

one selects Mode M: $m_2m_1m_0$. Turned off, steady green (*G*) light, flashing green light, steady red (*R*) light, flashing red light, flashing white light alternately green and red light, and steady white (*W*) light. Flashing lights are controlled by *x* pulses from a pulse generator.

$m_2 m_1 m_0$	<i>m</i> ₂ <i>m</i> ₁ <i>m</i> ₀
0: 0	4: <u>x R O R O R</u>
Mode 1: G	5: <u>x 0 W 0 W 0</u>
2: <u>x</u> 0G0G0	. 6: <u>x RG RG R</u>
3: R	7: W

See the figures. A trigger circuit with three AND gates are also in the figure (for eg. Morse signaling), but this part of the equipment is given, and is not included in the task.

a) (1p) Set up the **truth table** for the relationship between *GRW* and $xm_2m_1m_0$.

b) (2p) Draw the Karnaugh maps for the three output signals *G R W* and derive the **minimized expressions** for $G = f(x,m_2,m_1,m_0)$, $R = f(x,m_2,m_1,m_0)$ and $W = f(x,m_2,m_1,m_0)$ on SoP-form. **c**) (1p) Draw the **combinatorial circuit** using optional gates. (No inverted variables are available).

11. Proposed solution.															
	x	m_2	m_1	m_0	G	R	W		x	m_2	m_1	m_0	G	R	W
0	0	0	0	0	0	0	0	. 8	1	0	0	0	0	0	0
1	0	0	0	1	1	0	0	9	1	0	0	1	1	0	0
2	0	0	1	0	0	0	0	10	1	0	1	0	1	0	0
3	0	0	1	1	0	1	0	11	1	0	1	1	0	1	0
4	0	1	0	0	0	1	0	12	1	1	0	0	0	0	0
5	0	1	0	1	0	0	0	13	1	1	0	1	0	0	1
6	<u>0</u>	1	1	0	<u>0</u>	1	0	14	1	1	1	0	1	<u>0</u>	0
7	0	1	1	1	0	0	1	15	1	1	1	1	0	0	1
					-								-		

For mode 6, when G and R are alternating, it is important that the G and R have opposite values in the truth table rows 6 and 14!



12. 6p

A synchronous sequential circuit, a Moore machine, have one input signal x and one output signal *out*. The circuit state diagram is shown in the figure below right. In the figure is shown where $x q_1 q_0$ and *out* is placed in the state symbol. If the circuit would "end up" in a state outside of the sequence described by the state diagram, the circuit should remain in the state but with *out* = 0 and an additional output *error* = 1. The additional output *error* should always be 0 otherwise.

CP out error

The Moore machine uses D-flip-flops.

a) (1p) Derive the encoded state table. $q_1^+q_0^+ = f(x,q_1q_0)$ b) (2p) Derive minimized expressions for next state.

 $q_1^+ = f(x, q_1q_0)$ $q_0^+ = f(x, q_1q_0)$

c) (1p) Derive minimized expressions for the output functions.

 $out = f(q_1q_0)$ error = $f(q_1q_0)$ also draw wiring diagram for these with optional gates.

d) (2p) Construct the circuit, use **two 4:1 multiplexers** and not more than one inverter to the next state functions $q_1^+ = f(x, q_1 q_0)$ $q_0^+ = f(x, q_1 q_0)$

You should indicate what is to be connected to multiplexers data inputs. See the figure to the right.

 $q_1^+: mux_{00} = ?, mux_{01} = ?, mux_{10} = ?, mux_{11} = ?$ $q_0^+: mux_{00} = ?, mux_{01} = ?, mux_{10} = ?, mux_{11} = ?$





12. Proposed solution.		
$\frac{q_1 q_0}{x}$ 00 01 11 10	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
0 00 01 11 10	$0 0 0 \boxed{1 1}$	$0 0 \boxed{1 1 0}$
1 10 00 11 01		
$\overline{q_1^+q_0^+}$	$q_1^+ = q_1 q_0 + x q_1 + x q_1 q_0$	$q_0^{-} = xq_0 + xq_1$
$q_1 q_0 00 01$ 00 10 out er	$\frac{11 10}{01 00} out = \overline{q}_1 q_0$ $error = q_1 q_0$	$\begin{array}{c} \overline{q}_{1} \\ q_{0} \end{array} \\ q_{1} \\ q_{0} \end{array} \\ q_{0} \end{array} - out$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccc} q_{1}q_{0} & & & & & \\ x & & 0 & 0 & 1 & 11 & 10 \\ 0 & 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 & 1 \\ q_{0}^{+} & 0 & \overline{x} & 1 & x \end{array}$	$ \begin{array}{c} x \\ - 0 \\ x \\ 1 \\ - 0 $

Part B. Design Problems

Note! Part B will only be corrected if you have passed part $A1+A2 (\geq 11p)$.

13. 5p Synchronous sequential circuit. Detector for specific event.

For a Moore machine applies to the output signal z = 1 if and only if the input signal is w = 1 at the clock pulse, and if of the previous clock pulses at exactly one time the input signal was 1, and at least one time the input signal was 0. Otherwise, the output is 0.

(After a short reset pulse of clr = 1, the machine is ready to detect the "event" again).

a) (3p) Derive the state table and state diagram based on the description in the text.

A **completely different Moore machine** has two input signals and one output signal. The machine has six states according to the state diagram in the right figure. Output value is written in square brackets inside the states [].



b) (2p) State **minimize** the machine, and derive the **state table** and **state diagram** of the minimized circuit.

13. Proposed solution.

b) (ace)(bdf)

(ae)(c)(bdf)





 $\begin{array}{ll} a_{00} \rightarrow (\mathbf{a}ce) & a_{01} \rightarrow (\mathbf{b}df) & a_{11} \rightarrow (b\mathbf{d}f) & a_{10} \rightarrow (a\mathbf{c}e) \\ c_{00} \rightarrow (\mathbf{b}df) & c_{01} \rightarrow (b\mathbf{d}f) & c_{11} \rightarrow (a\mathbf{c}\mathbf{e}) & c_{10} \rightarrow (a\mathbf{c}e) \\ e_{00} \rightarrow (\mathbf{a}ce) & e_{01} \rightarrow (\mathbf{b}df) & e_{11} \rightarrow (bd\mathbf{f}) & e_{10} \rightarrow (a\mathbf{c}e) \end{array}$

 $b_{00} \rightarrow (\mathbf{a}e) \quad b_{01} \rightarrow (b\mathbf{d}f) \quad b_{11} \rightarrow (a\mathbf{e}) \quad b_{10} \rightarrow (\mathbf{b}df)$

 $d_{00} \rightarrow (\mathbf{b}df) \quad d_{01} \rightarrow (\mathbf{a}e) \quad d_{11} \rightarrow (bd\mathbf{f}) \quad d_{10} \rightarrow (a\mathbf{e})$ $f_{00} \rightarrow (\mathbf{b}df) \quad f_{01} \rightarrow (a\mathbf{e}) \quad f_{11} \rightarrow (bd\mathbf{f}) \quad f_{10} \rightarrow (\mathbf{a}e)$

е 10 а [1] [1] [1] 00 11 000111 010110 01l 10 00 6100 [0] [0] 11 [0] 0100

10(

00

10

$$clr \rightarrow a \quad \begin{bmatrix} 0 & ^{w}1 & z \\ d & b & 0 \\ b & e & c & 0 \\ c & c & c & 0 \\ d & d & e & 0 \\ e & e & f & 0 \\ f & c & c & 1 \end{bmatrix}$$

	00	01	11	10	
а	a	b	d	с	1
b	а	d	е	b	0
с	b	d	е	с	1
d	b	а	f	е	0
е	а	b	f	с	1
f	b	е	f	а	0







14. 5p Frequency divider with ratio 1:1.5.

A computer system have a 90 MHz clock. We want to divide the frequency by a factor of **1.5** down to a frequency of 60 MHz. For this you need an asynchronous sequential circuit. See the figure.

a) Set up a proper flow table for the sequence circuit. Draw the state diagram.

b) Do a suitable **state assignement** with an exitation table which gives a circuit that is **free of critical race**. (Comment on how this has been achieved).

You should also derive **hazard free expressions** (comment on how this has been achieved) for the next state and an **expression for output**. You do not need draw any schematic.



Good Luck!

Submission sheet for Part A1 Sheet 1

(remove and hand in together as sheet no 1 with your answers for part A2 and part B)

Last name:	Given name:	Given name:		
Personal code:	Sheet:	1		

Write down your answers for the questions from Part A1 (1 to 10)

Question	Answer
1	$f(x, y, z) = \left\{ PoS \right\}_{\min} = ?$
2	$S_0 = ?$ $C_{out0} = ?$
3	$x \cdot y$ (8 bit 2-complement) = ?
4	$Y = \{SoP\}_{\min}$
5	$Z = f(x, y) \exists \ge 1 \diamond -$
6	Y = f(a, b, c)
7	Y = f(A, B, C) = ?
8	$q_1q_0 = 00 \rightarrow ?? \rightarrow ?? \rightarrow ?? \rightarrow ??$
9	$J_{K} = \begin{bmatrix} 1 & 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ K \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ 0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$

This table is completed by the examiner!!

Part A1 (10)	Part A2 (10)		Part B (10)		Total (30)	
Poäng	lg 11 12		13	13 14		Grade