Written exam with solutions
for IE1204/5  Digital Design
Monday 27/10 2014 9.00-13.00

General Information
Examiner:  Ingo Sander.
Teacher:  Elena Dubrova /William Sandqvist,  tel 08-7904487

Exam text does not have to be returned when you hand in your writing.
Aids:  No aids are allowed!
The exam consists of three parts with a total of 12 tasks, and a total of 30 points:

Part A1 (Analysis) contains eight short questions. Right answer will give you one point for six of the questions and one or two points for two of the questions. Incorrect answer will give you zero points. The total number of points in Part A1 is 10 points. To pass the Part A1 at least 6p are required, if you get fewer points we will not look at the rest of your exam.

Part A2 (Methods) contains two methodology problems of a total of 10 points.

To pass the exam at least 11 points from A1 + A2 are required, if you get fewer points we will not look at the rest of your exam.

Part B (Design problems) contains two design problems of a total of 10 points.

NOTE ! At the last page of the exam there is a submission sheet for Part A1, which skould be separated and submitted together with the solutions for A2 and B.

For a passing grade (E) at least 11 points required on the exam.

Grades are given as follows:

<table>
<thead>
<tr>
<th>Points</th>
<th>Grade</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 – 10</td>
<td>F</td>
</tr>
<tr>
<td>11 – 16</td>
<td>E</td>
</tr>
<tr>
<td>17 – 19</td>
<td>D</td>
</tr>
<tr>
<td>20 – 22</td>
<td>C</td>
</tr>
<tr>
<td>23 – 25</td>
<td>B</td>
</tr>
<tr>
<td>26 –</td>
<td>A</td>
</tr>
</tbody>
</table>

The result is expected to be announced before Monday 17/11 2014.
Part A1: Analysis

Only answers are needed in Part A1. Write the answers on the submission sheet for Part A1, which can be found at the end of the exam text.

1. 1p/0p
A function $f(x, y, z)$ is described by the equation:

$$f(x, y, z) = \overline{x y} + \overline{y z} + x \overline{y z} + x y \overline{z}$$

Write the function in a minimal sum-of-products form!

$\{\text{SoP}\}_{\text{min}} = ?$

1. Solution proposal

$$f(x, y, z) = \overline{x y} + \overline{y z} + x \overline{y z} + x y \overline{z} = \{\text{Kmap}\} = y + x\overline{z}$$

2. 2p/1p/0p
A four bit number $x (x_3x_2x_1x_0)$ is to be multiplied by the constant 6.

The number $x$ is fed into a five bit adder which is configured for the operation $6 \cdot x = 2 \cdot (2 \cdot x + 1 \cdot x)$.

a) Draw how the adder has to be configured.

b) Which is the greatest binary number $s$ $(s_5 s_4 s_3 s_2 s_1 s_0)$ that can appear on the output when the circuit is configured for this operation?

Answer with a binary number.

2. Solution proposal

a) The greatest number will be $s_{\text{max}} = 6 \cdot 15 = 90$. Since the calculator is not allowed at the exam, this time we can choose to transform 90 to at binary number in the same way as in a) (also other conversion method are ok):

$$
\begin{array}{cccccccc}
1 & 1 & 1 & 1 & 0 & 0 \\
0 & 1 & 1 & 1 & 1 & 0 & 1 & 5 \times 2 \\
0 & 0 & 1 & 1 & 1 & 1 & 1 & 5 \times 1 \\
1 & 0 & 1 & 1 & 0 & 1 & 0 & \times 2 \\
\end{array}
$$
3. 1p/0p
A Karnaugh map for a function of four variables $y = f(x_3, x_2, x_1, x_0)$ is given below. Write the inverted function in a minimal sum of products, SoP, form. 

"-" in the map means "don't care". (NOTE that we are asking for the inverse of the function).

\[
\begin{array}{cccc}
00 & 01 & 11 & 10 \\
0 & 1 & 3 & 2 \\
4 & 5 & 7 & 6 \\
12 & 13 & 15 & 14 \\
8 & 9 & 1 & 10 \\
\end{array}
\]

\[y_{SoP_{\text{min}}} = ?\]

3. Solution proposal

\[
\begin{array}{cccc}
00 & 01 & 11 & 10 \\
0 & 1 & 3 & 2 \\
4 & 5 & 7 & 6 \\
12 & 13 & 15 & 14 \\
8 & 9 & 1 & 10 \\
\end{array}
\]

\[
\begin{array}{cccc}
00 & 01 & 11 & 10 \\
0 & 1 & 3 & 2 \\
4 & 5 & 7 & 6 \\
12 & 13 & 15 & 14 \\
8 & 9 & 1 & 10 \\
\end{array}
\]

\[y_{SoP_{\text{min}}} = \overline{x_2 x_0} + \overline{x_2 x_1} + x_2 x_0\]

4. 2p/1p/0p
The Figure below shows a kombinatorial circuit consisting of a NOR-gate and an OR-gate (to the left in the figure).

\[
\begin{array}{c}
\text{a)} \\
\text{b)}
\end{array}
\]

\[a, a \\
b, \overline{b} \\
c, \overline{c}
\]

\[f \] 

a) Write the logic function $f = f(a, b, c)$ that is realized by the circuit.

b) The same function can be realized by a NAND-NAND-circuit (to the right in the figure). Write if the variables $a$, $b$ and $c$ need to be inverted or not at the inputs of this circuits.

4. Solution proposal

\[\overline{a + b + c} = \overline{a \cdot b + c}\]
5. 1p/0p
Give a expression for the logical function realized by the CMOS circuit in the figure below?

5. Solution proposal

The inverter inverts input signal B. In the Pull Down net the transistors are in parallel. The Pull Down net inverts the function. By using de Morgan’s rules the expression can be simplified (not necessary).

6. 1p/0p

Sequential circuit shown above starts in the state \( q_1q_0 = 00 \). Analyze the circuit and give the sequence of its states for the following four clock pulses.

6. Solution proposal
7. 1p/0p
This figure shows an asynchronous sequential circuit. The gate with the letter M is a majority gate – which means that the output takes the same value as the majority of its inputs. Analyze the circuit and write its characteristic function.

\[ Y = f(y, a, b) = ? \]

![Majority gate diagram](image.png)

7. Solution proposal

<table>
<thead>
<tr>
<th>( a )</th>
<th>( b )</th>
<th>( y )</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[ Y = ab + yb + ya \]

8. 1p/0p
This VHDL-code describes a known circuit. Which one? Choose between:

a. A half adder.
b. A full adder.
c. two XNOR-gates.
d. A JK-flip-flop.
e. A SR-latch.
f. A 2×2 crossbar switch.
g. A multiplication circuit.
h. A division circuit.

```vhdl
ENTITY gismo IS
PORT ( c, b, a : IN STD_LOGIC ;
           x, y : OUT STD_LOGIC ) ;
END gismo ;

ARCHITECTURE beh OF gismo IS
BEGIN
    x <= c XOR b XOR a ;
    y <= (a AND b) OR (c AND a) OR (c AND b) ;
END beh ;
```

8. Solution proposal

b. A full adder.
Part A2: Methods

Note! Part A2 will only be corrected if you have passed part A1 (≥6p).

9. 4p Toy instruments for young children can be very disturbing. You must therefore construct a "dissonance-lock" representing the block X in the figure. You should be able to press the keys one at a time, but if you press multiple keys simultaneously, a chord, then just (= the nice sounding) combinations of keys, c, e, and g should sound, other combinations should be quiet. The sound should be produced only if (1) exactly one of the keys c, d, e, f, g, is pressed (2) any possible combination of keys c, e, g is pressed. All other combinations produce no sound.

\[ y = \begin{cases} 1 \text{ for } c, d, e, f, g, ceg, ce, cg, eg \text{ totally there will be nine ones.} \\
0 \text{ if no key is pressed, then we don't need to have } y = 0, \text{ as no sound will be generated, } y \text{ as well be } y = 1, \text{ so we can use this case as don't care, } y = -. 
\end{cases} \]

9. Solution proposal

a) \( y = 1 \text{ for } c, d, e, f, g, ceg, ce, cg, eg \text{ totally there will be nine ones.} \)

If no key is pressed, then we don't need to have \( y = 0, \) as no sound will be generated, \( y \) as well be \( y = 1, \) so we can use this case as don't care, \( y = -. \)
b) 
\[ y = cefg + cdg + df \]

c) 
\[ y = \overline{cefg} + \overline{cd} \overline{eg} + \overline{df} = \{dM\} = (\overline{cefg}) \cdot (\overline{cd} \overline{eg}) \cdot (\overline{df}) = (c + e + f + g)(c + d + e + g)(d + f) \]

10. 6p A synchronous sequential circuit based on a shift register is used as a "Majority voter". The value of the input signal \( w \) that occurred most of the times in the past three clock pulses is displayed at the output \( y \). The gate denoted by the "M" is a so-called majority gate, it's output takes the same value as the majority of its inputs.

a) (2p) Analyze the shift register and draw state diagram and state table. (Please take the help of the initiated state diagram with eight states shown below, but draw your own figure to answer).

b) (3p) Alternatively, one can make a similar circuit in a different way as a Moore machine with four states (not exact the same behavior). Draw the state diagram and state table for such sequential circuit. Then write the expressions for the next state and output function. Use the state assignment \( q_1 q_0 \) 00, 01, 10, 11. Working Names of the states could be "Tripple zeroes" "Double zeroes"
“Double ones” “Tripple ones”. (Take the help of the figure with the initiated state diagram, but draw your own figure to answer).

\[ q_1^+ = f(q_1, q_0, w) \quad q_0^+ = f(q_1, q_0, w) \quad y = f(q_1, q_0) \]

\[ \begin{align*}
q_1q_0 &\quad 0 \quad 00 \\
\quad &\quad \text{Tripple zeroes} \\
\quad &\quad b 01 \\
\quad &\quad \text{Double zeroes} \\
\quad &\quad c 10 \\
\quad &\quad \text{Double ones} \\
\quad &\quad d 11 \\
\quad &\quad \text{Tripple ones}
\end{align*} \]

c) (1p) Realize the next state decoder for the circuit in b) with two 4:1 multiplexers. Assume that the signal \( w \) is available inverted (if needed). See the figure below, but draw your own figure to answer.

10. Solution proposal

a)
Part B. Design Problems

Note! Part B will only be corrected if you have passed part A1 + A2 (≥11p).

11. 5p Sequence Detector.

You need to design a synchronous sequential circuit in the form of a positive edge-triggered Moore machine. The input signal \( w \) is synchronized with the clock pulses \( C \). The output signal \( z \) should become 1 each time the value of the input signal \( w \) had not changed for two clock pulses. This change in the output value will appear at the clock pulse following the two pulses with the identical \( w \) values. See the example below for clarification.

\[
\begin{align*}
\text{w:} & \quad 00110001101110011111100010110 \\
\text{z:} & \quad 001010100100100101000001000001 \\
\end{align*}
\]

a) (3p) Set up the circuit’s state table and draw the state diagram.

b) (2p) Use the binary code to encode the states and set up the encoded state table. Obtain the minimized expressions for the next state and the output functions. No schematic of the circuit needs to be drawn.
11. Solution proposal

\[ w \]

\[
q^*_w = w
\]

\[
q^*_1 = q^*_2 q_0^* + q^*_3 q_1 w + q^*_4 q_1 w + q^*_5 q_0 w
\]

\[
q^*_0 = q^*_6 w + q^*_7 w + q^*_8 q_1 q_0
\]

\[ y = q^*_2 q_1 q_0 + q^*_2 q_1 q_0 \]

\[ y = q^*_2 q_1 q_0 + q^*_2 q_1 q_0 \]
12. (5p) Dual edge trigger.

Construct an asynchronous sequential circuit which at each change (0→1 or 1→0) of the input signal \( w \) generates a short pulse at the output \( z \). When the input signal is unchanged, the output should be \( z = 0 \). Output pulse length is given by the time for the transition state in the asynchronous sequential circuit. See timing diagram for clarification.

Your answer must include a state diagram, if necessary minimized, a flow table, and an appropriate state assignment with an excitation table that gives race-free networks. You must also develop the hazard-free expressions for the next state and an expression for the output, and draw the gate circuit. It’s free to use any type of gates. Hint: One can intuitively arrive at a solution with four states.

12. Solution proposal

The unstable states \( b \) and \( d \) with the output signal \( 1 \) generates the output pulses. The four states can be encoded by the Graycode 00 01 11 10.

The groupings in the Karnaugh maps are directly free from hazards.

\[
\begin{array}{c|cc}
\text{state} & \text{next out} \\
0 & w^1 & z \\
1 & w & 1 \\
\hline
a & a & b & 0 & 00 \\
b & c & c & 1 & 11 \\
c & d & e & 0 & 11 \\
d & a & a & 1 & 00 \\
\end{array}
\]

\[
\begin{array}{c|cc}
\text{state} & \text{next out} \\
0 & w^1 & z \\
1 & w & 1 \\
\hline
q_0 & q_0 & 0 \\
q_1 & q_0 & 1 \\
q_0 & q_0 & 0 \\
q_1 & q_0 & 1 \\
\end{array}
\]

1. \( q_0 \oplus q_1 \oplus q_1 \)

2. \( q_0 = wq_1 + wq_0 + \bar{q}_1q_0 \)

3. \( q_1 = \bar{q}_1 \)

4. \( q_1 \) “net” consists, according to the expressions, of a “wire”, but in order to justify the delay-element we have to insert two inverters – to create the necessary delay!

5. An other solution could be to use this combinatorial net which has a glitch at its output, but this would no longer be a sequential circuit.
## Submission sheet for Part A1  Sheet 1

( remove and hand in together with your answers for part A2 and part B )

<table>
<thead>
<tr>
<th>Last Name:</th>
<th>Given Name:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Personal code number:</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
</tbody>
</table>

Write down your answers for the questions from Part A1 (1 to 8)

<table>
<thead>
<tr>
<th>Question</th>
<th>Answer</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( f(x, y, z) = {SoP}_{\text{min}} = ? )</td>
</tr>
<tr>
<td>2</td>
<td>a) ( x_3, x_2, x_1, x_0 ) = 1 0</td>
</tr>
<tr>
<td>3</td>
<td>( \bar{y} = f(x_3, x_2, x_1, x_0) = {SoP}_{\text{min}} = ? )</td>
</tr>
<tr>
<td>4</td>
<td>a) ( f(a, b, c) = ? )</td>
</tr>
<tr>
<td>5</td>
<td>( Y = f(A, B) = ? )</td>
</tr>
<tr>
<td>6</td>
<td>( q_1q_0 ) 00,</td>
</tr>
<tr>
<td>7</td>
<td>( Y = f(y, a, b) = ? )</td>
</tr>
<tr>
<td>8</td>
<td>a \ldots h ?</td>
</tr>
</tbody>
</table>

This table is completed by the examiner!!

<table>
<thead>
<tr>
<th>Part A1</th>
<th>Part A2</th>
<th>Part B</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>Points</td>
<td>9</td>
<td>10</td>
<td>11</td>
</tr>
</tbody>
</table>

12