Written exam
IE1204 Digital Design
Monday 15/1 2018 14.00-18.00

General Information
Examiner: Carl-Mikael Zetterling.
Responsible teacher at exam: Carl-Mikael Zetterling.

Exam text has to be returned when you hand in your writing.

NOTE! At the end of the exam text there are submission sheets for Part A1, which must be separated and submitted together with the solutions for A2 and B.

Aids: No aids are allowed!
The exam consists of three parts with a total of 14 tasks, and a total of 30 points:

Part A1 (Analysis) contains ten short questions. A correct answer will give you one point. An incorrect answer will give you zero points. The total number of points in Part A1 is 10 points. To pass Part A1 requires at least 6 points, if you have fewer points we will not correct the rest of your exam.

Part A2 (Methods) contains two method problems with a total of 10 points.
To pass the exam requires at least 11 points from A1 + A2, if you have fewer points we will not correct the rest of your exam.

Part B (Design problems) contains two design problems of a total of 10 points. Part B is corrected only if you have at least 11 points from the exam A- Part.

For a passing grade (E) at least 11 points on the exam is required. If you have exactly 10 points from A1(6p)+A2(4p), (FX) completion to (E) will be offered.

Grades are given as follows:

<table>
<thead>
<tr>
<th>0 –</th>
<th>11 –</th>
<th>16 –</th>
<th>19 –</th>
<th>22 –</th>
<th>25 –</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>E</td>
<td>D</td>
<td>C</td>
<td>B</td>
<td>A</td>
</tr>
</tbody>
</table>

The result will be announced before Monday 5/2 2018.
**Part A1: Analysis**

*Only answers are needed in Part A1. Write the answers on the submission sheet for Part A1, which can be found at the end of the exam text.*

1. 1p/0p
   A function \( f(x, y, z) \) is described as:
   \[
   f(x, y, z) = (x + y + z)(x + \overline{y} + z)(\overline{x} + y + \overline{z})
   \]
   Write down the function as a sum of products (minterms only).
   \[
   f(x, y, z) = \{SoP_{\text{min terms}}\} = ?
   \]
   **Solution:**
   \[
   f(x, y, z) = \{SoP_{\text{min terms}}\} = \overline{x}\overline{y}\overline{z} + xy\overline{z} + \overline{x}yz + xyz
   \]

2. 1p/0p
   The following circuit consisting of a 4-bit adder and 4 XOR gates can be replaced by 3 AND gates, 1 OR gate and 1 inverter. Connect the signals with the gates. The constants 1 and 0 can also be used if needed.

   ![Circuit Diagram](image)
   
   **Solution:**
   If \( M = 0 \) the adder performs the operation \( 2x \), or a left shift.
   If \( M = 1 \) the adder performs \( x - x \), with the 2-complement of \( x \), which results in 0 in all bits except the carry out (\( y_4 \)).

3. 1p/0p
   Two two’s complement 16-bit hexadecimal numbers are \( x = \text{0ABC}_{16} \) and \( y = \text{0BCD}_{16} \).
   What is the result of the subtraction \( s = x - y \)?
   Express this number \( s \) as a two’s complemented 16-bit hexadecimal number.

   **Solution:**
   The two’s complement of \( 0\text{BCD}_{16} \) is \( \text{F433} \). Add the two together to get \( \text{FEF16} \).
4. 1p/0p
Below is a Karnaugh map for a function of five variables \( Y = f(x_4, x_3, x_2, x_1, x_0) \). Write the minimized function \( Y_{\text{min}} \) as a sum of products, on SoP form. "-" in the map means "don’t care".

Solution:
\[
\overline{x_2}x_0 + x_4x_3 + x_4x_2 + \overline{x_4}x_3x_0
\]

5. 1p/0p
A function \( Y = f(a,b,c) \) has been made with four NAND gates. Design it using a MUX instead. You may connect the following to the MUX inputs as needed: \( c, \overline{c}, 0, 1 \)

Solution:
\[
\begin{array}{c}
\begin{array}{c}
\overline{a} \\
\overline{b} \\
b \\
a \\
\overline{c} \\
c \\
\overline{c} \\
a \\
\end{array}
\end{array}
\]

\[
\begin{array}{c}
\begin{array}{c}
\text{Gate 1} \\
\text{Row 1} \\
\text{Gate 2} \\
\text{Row 4} \\
\text{Gate 3} \\
\text{Row 3} \\
\end{array}
\end{array}
\]
6. 1p/0p
What is the logic function of this CMOS gate? \( C(A,B) = ? \)

\[
\overline{C} = \overline{A} \overline{B} + AB \text{ (De Morgan)} \Rightarrow C = (\overline{A} + \overline{B})(A + B) = \overline{A}B + AB = A \oplus B
\]

It is an XOR gate.

7. 1p/0p
A Moore type state machine has the input sequence 000010101101. The starting state does not matter but you may assume state “a”. What is the final state after this input sequence?

\[
\begin{aligned}
\text{Solution:} \\
\text{Pull down network:}
\end{aligned}
\]

The FSM will go through the sequence: a a a b c b c b e f h, final state = h
8. 1p/0p
A D latch and a D flip-flop both start with $Q = 1$. The same clk and D is connected to the inputs. Complete the timing diagram for the output signals $Q_{\text{latch}}$ and $Q_{\text{FF}}$. Answer on the submission sheet.

![Timing Diagram]

Solution:

![Solution Diagram]

9. 1p/0p
A three bit counter is built with T flip-flops as below. Draw the state diagram for all possible states. Answer on the submission sheet.

![Counter Diagram]

Solution:

<table>
<thead>
<tr>
<th>Q2</th>
<th>Q1</th>
<th>Q0</th>
<th>T2 = Q1</th>
<th>T1 = Q0</th>
<th>T0 = Q2'</th>
<th>Q2+ = Q2 XOR T2</th>
<th>Q1+ = Q1 XOR T1</th>
<th>Q0+ = Q0 XOR T0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
The VHDL code below describes a standard TTL gate. Which one of the four?

```
architecture behavior of chip is
begin
  d5(1) <= not((d1(1) or d1(2)));
  d5(2) <= not((d2(1) or d2(2)));
  d5(3) <= not((d3(1) or d3(2)));
  d5(4) <= not((d4(1) or d4(2)));
end behavior;
```

**Solution:** 7402
Part A2: Methods

Note! Part A2 will only be corrected if you have passed part A1 (≥6p)

11. 5p
A dice based game score display has an unconventional display. The maximum that a player can score is 10 and minimum is 0. The game being based on dice, uses four electronic displays, each display showing one face of dice as shown below.

The scorer inputs the score through an interface, which encodes the score as 4 bit binary number. The Dice Game Score Display Decoder will then decode the 4-bit binary number into the 4 outputs D4 to D1. Each output is connected to a lightable dice face, as shown in the diagram above. The decoder has the following properties:

1. If the score is 0 no dice face is lit,
2. if the score is 10 all dice faces are lit and
3. if the score is in the range 1 to 9, the fewest number of dice that adds up to the score is lit, with priority to the highest dice values.
4. Assign the range 11 to 15 as don’t cares.

a) (1p) Draw the truth table.

b) (2p) Derive minimum logic expressions for D4, D3, D2 and D1 using Karnaugh Maps and by exploiting the don’t cares.

c) (2p) Design and draw the logic using only 2-input NAND gates.

Solution:

a)

<table>
<thead>
<tr>
<th>x3</th>
<th>x2</th>
<th>x1</th>
<th>x0</th>
<th>D4</th>
<th>D3</th>
<th>D2</th>
<th>D1</th>
<th>#</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>2</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>6</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>7</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>8</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>9</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>11</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>12</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>13</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>14</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>15</td>
</tr>
</tbody>
</table>
b) $D_4 = x_3 + x_2$

\[
\begin{array}{cccc}
0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 \\
1 & 1 & 1 & 1 \\
1 & 1 & - & 1 \\
\end{array}
\]

\[D_4 = x_3 + x_2\]

$D_3 = x_3 + x_1 x_0$

\[
\begin{array}{cccc}
0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 \\
- & - & - & - \\
1 & 1 & - & 1 \\
\end{array}
\]

$D_3 = x_3 + x_1 x_0$

$D_2 = x_3 x_0 + x_1 \overline{x}_0$

\[
\begin{array}{cccc}
0 & 0 & 0 & 1 \\
0 & 0 & 0 & 1 \\
- & - & - & - \\
0 & 1 & - & 1 \\
\end{array}
\]

$D_2 = x_3 x_0 + x_1 \overline{x}_0$

$D_1 = x_3 \overline{x}_0 + \overline{x}_3 \overline{x}_1 x_0$

\[
\begin{array}{cccc}
0 & 1 & 0 & 0 \\
0 & 1 & 0 & 0 \\
- & - & - & - \\
1 & 0 & - & 1 \\
\end{array}
\]

$D_1 = x_3 \overline{x}_0 + \overline{x}_3 \overline{x}_1 x_0$
c) 

\[ D_4 = x_3 + x_2 = \overline{x_3} \overline{x_2} \]

\[ D_3 = x_3 + x_1 x_0 = \overline{x_3} x_1 x_0 \]

\[ D_2 = x_2 x_0 + x_1 \overline{x_0} = \overline{x_2} x_0 \overline{x_1 x_0} \]

\[ D_1 = x_3 \overline{x_0} + \overline{x_3} x_1 x_0 = x_3 \overline{x_0} \overline{x_3} x_1 x_0 = \overline{x_3} x_0 \overline{x_3} \overline{x_1 x_0} \]
12. 5p
Design a 4-bit synchronous counter that cycles through the odd prime numbers.
When the control input signal UP = 1 the sequence should be 3, 5, 7, 11, 13, 3 etc
When the control input signal UP = 0 the sequence should be 3, 13, 11, 7, 5, 3 etc
The signal UP can change at any state but is synchronous with the clock.
Design the counter using D flip-flops (with asynchronous set and reset inputs).
**Hint:** since all allowed numbers are odd, q₀ = 1, and only q₃, q₂ and q₁ need logic and flip-flops.

a) (1p) Make a state table for the allowed states.
b) (2p) Using Karnaugh Maps design the logic expressions for next state q₃+, q₂+ and q₁+.
c) (1p) Draw a state diagram with all states, including the forbidden 1, 9, and 15.
d) (1p) Design asynchronous set/reset logic so that the counter can always be set in state 3 at start.

**Solution:**

a) 

<table>
<thead>
<tr>
<th>Present state</th>
<th>next state</th>
<th>next state</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>UP = 0</td>
<td>UP = 1</td>
</tr>
<tr>
<td>#</td>
<td>q₃</td>
<td>q₂</td>
</tr>
<tr>
<td>-----</td>
<td>----</td>
<td>----</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

b)

\[
q₃^+ = \overline{UP} \overline{q₃}q₂ + \overline{UP}q₃q₂ + UPq₃q₁ + UPq₂q₁
q₂^+ = \overline{q₂} + \overline{UP}q₁ + UP\overline{q₃}q₁
q₁^+ = \overline{q₁} + \overline{UP}q₃ + UPq₂
\]
c) Insert the resulting 1s and 0s from the Karnaugh Maps to specify all don’t cares:

<table>
<thead>
<tr>
<th></th>
<th>q3</th>
<th>q2</th>
<th>q1</th>
<th>q0</th>
<th>q3+</th>
<th>q2+</th>
<th>q1+</th>
<th>q3+</th>
<th>q2+</th>
<th>q1+</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>7</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

d) Connect reset to RES of q3 and q2, and to SET of q1.
13. (4p)
A finite state machine (FSM) traffic light controller controls the intersection of a Highway with that of a small Farmroad. Both roads are controlled by Red, Yellow and Green Lights. The illustration of the two roads, their signals and their operation is shown in the diagram and text below.

Design the traffic control FSM, taking the following into account:

- A traffic signal consists of three lights –Red, Yellow and Green. For each road and traffic direction, there is a traffic signal as shown in the diagram above.
- The behavior of the two traffic signals for the two directions on the Highway is identical and this is also true for the two traffic signals for the two directions on the Farmroad.
- For each traffic signal, only one light can be ON, the other two are OFF.
- To give priority to the Highway, by default the Highway green light HG is ON and the Farmroad red light FR is ON.

1. When the Highway traffic is enabled, if FS becomes 1, the traffic control FSM turns OFF HG and FR and turns ON HY and FY and starts a short timer by setting Start_ST to 1.
2. When the short duration has elapsed, indicated by Tmr = 0, the traffic control FSM turns OFF the HY and FY lights, turns ON the HR and FG lights and at the same time starts the long timer by setting Start_LT to 1.
3. When the long duration has elapsed, indicated again by Tmr = 0 it is time to block the Farmroad traffic again and enable the Highway traffic. This is done by turning OFF HR and FG and turning ON HY and FY and starting the short timer by setting Start_ST to 1.
4. When the short duration has elapsed, indicated by Tmr=0, the traffic control FSM turns OFF the HY and FY lights, turns ON the HG and FR lights and starts long term timer with a cycle long clock pulse.
5. When Tmr=0, indicating that the long duration has elapsed and it is time to wait for the FS to become 1 again. And when it does, repeat the steps from 1 above.

Draw the state diagram and the state-transition table for a Mealy FSM.
Solution:

FS = 0 OR Tmr = 1/
HG = 1, HR = 0, HY = 0,
FG = 0, FR = 1, FY = 0
Start_LT = 0

FS = 1 AND Tmr = 0/
HG = 0, HR = 0, HY = 1,
FG = 0, FR = 0, FY = 1
Start_ST = 1

FS = 1 OR Tmr = 1/
HG = 0, HR = 0, HY = 0,
FG = 0, FR = 0, FY = 1
Start_ST = 0

Tmr = 1/
HG = 0, HR = 0, HY = 1,
FG = 0, FR = 0, FY = 1
Start_LT = 0

Tmr = 0/
HG = 0, HR = 0, HY = 0,
FG = 0, FR = 0, FY = 1
Start_ST = 0

Tmr = 0/
HG = 1, HR = 0, HY = 0,
FG = 0, FR = 1, FY = 0
Start_LT = 1

Tmr = 1/
HG = 0, HR = 1, HY = 0,
FG = 1, FR = 0, FY = 0
Start_ST = 0

Tmr = 0/
HG = 0, HR = 1, HY = 1,
FG = 1, FR = 0, FY = 0
Start_LT = 1

Tmr = 1/
HG = 0, HR = 1, HY = 0,
FG = 1, FR = 0, FY = 0
Start_ST = 1

Tmr = 0/
HG = 1, HR = 0, HY = 1,
FG = 0, FR = 0, FY = 1
Start_LT = 1

Inputs | Present State | Next State | Outputs
--- | --- | --- | ---
FS | Tmr | S_HG | S_HG | Start_ST | Start_LT | HG | HY | HR | FG | FY | FR
--- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | ---
- | 1 | S_HG | S_HG | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1
0 | - | S_HG | S_HG | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1
1 | 0 | S_HG | S_FY | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0
- | 1 | S_FY | S_FY | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0
- | 0 | S_FY | S_FG | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0
- | 1 | S_FG | S_FG | 0 | 0 | 0 | 1 | 1 | 0 | 0
- | 0 | S_FG | S_HY | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0
- | 1 | S_HY | S_HY | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0
- | 0 | S_HY | S_HG | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1
14. (6p)  
A synchronous state machine with inputs a and b has been designed with two D flip-flops, as seen below.

In an attempt to increase the reaction speed of the circuit and to reduce the gate count, the synchronous state machine is changed to an asynchronous state machine by removing the D flip-flops. For the analysis below, you can insert a delay element in place of each D flip-flop.

b) (2p) There is static hazard in at least one of the next-state functions. Specify new, hazard-free next-state functions for q1+ and q2+. The excitation table must be unchanged.  
**Hint:** Write down the next-state functions for q1+ and q2+ and draw Karnaugh maps.

c) (2p) There is at least one race condition in the sequential circuit. Specify all combinations of state and input that could trigger a race condition.  
**Hint:** Draw the excitation table and transition diagram for the asynchronous machine and identify stable states.

d) (1p) Suggest a new state assignment that avoids the race condition.

**Solution:**

a)  
Since $t_{\text{Hold}}$ is much smaller than the other delays, this imposes no limitation.  

$T_{\text{clock}}$ should be greater than $t_{\text{Setup}} + 2 \times t_{\text{Gate}} + t_{\text{Clk2Q}} = 5 + 10 + 10 = 25$ ns  

$f_{\text{max}}$ is less than the inverse of $T_{\text{clock}}$ so $1/25$ ns = 40 MHz
b) From the circuit diagram:

\[ q_2 + = q_2q_1a + \overline{q}_1b + \overline{q}_2q_1a \]

\[ q_1 + = \overline{q}_1a + \overline{b}a + \overline{q}_2q_1 \]

Add Hazard cover (indicated by dashed circling):

\[ q_2 + = q_2q_1a + \overline{q}_1b + \overline{q}_2q_1a + q_2ba \]

\[ q_1 + = \overline{q}_1a + \overline{b}a + \overline{q}_2q_1 + \overline{q}_1\overline{b} \]

c) Excitation table

<table>
<thead>
<tr>
<th>present state</th>
<th>next state</th>
<th>input = ba</th>
</tr>
</thead>
<tbody>
<tr>
<td>(q_2, q_1)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00</td>
<td>00</td>
<td>01</td>
</tr>
<tr>
<td>01</td>
<td>01</td>
<td>01</td>
</tr>
<tr>
<td>11</td>
<td>01</td>
<td>11</td>
</tr>
<tr>
<td>10</td>
<td>00</td>
<td>01</td>
</tr>
</tbody>
</table>

Stable states have full circles. States that can trigger a Race condition (state changes where two bits change) have dashed circles, and have dashed arrows in the transition diagram:

\(q_2, q_1 = 00\) and \(ba = 01\)  \(q_2, q_1 = 10\) and \(ba = 01\)

To avoid the race condition, use three bits (8 states), and make a state assignment with Grey code in a 3D cube so that all transitions change only one bit at a time.
## Submission sheet for Part A1 Sheet 1

(remove and hand in together with your answers for part A2 and part B)

<table>
<thead>
<tr>
<th>Last name: SOLUTIONS</th>
<th>Given name:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Personal code:</td>
<td>Sheet: 1</td>
</tr>
</tbody>
</table>

Write down your answers for the questions from Part A1 (1 to 10)

<table>
<thead>
<tr>
<th>Question</th>
<th>Answer</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>( f(x, y, z) = {SoP_{\text{min terms}}} = ? ) ( \bar{x}\bar{y}\bar{z} + x\bar{y}\bar{z} + \bar{x}yz + xyz )</td>
</tr>
<tr>
<td>2</td>
<td>( x = x_3 x_2 x_1 x_0 ) ( M = 1, 0 ) ( y = y_4 y_3 y_2 y_0 )</td>
</tr>
<tr>
<td>3</td>
<td>(Two’s complement number) ( s_{16} = \text{FEEF}_{16} )</td>
</tr>
</tbody>
</table>
| 4        | \( F(A, B) = \{SoP\}_{\text{min}} = ? \) \( \begin{align*} x_3\bar{x}_0 & + x_4x_3 & + x_4\bar{x}_2 & + \bar{x}_4\bar{x}_3x_0 \\
& \quad & \text{OR} & \quad & \text{OR} \\
& x_3\bar{x}_0 & + x_4x_3 & + \bar{x}_3\bar{x}_2 & + \bar{x}_4\bar{x}_3x_0 \end{align*} \) |
| 5        | ![](image)
| 6        | \( \overline{C} = \overline{A}\overline{B} + AB \{\text{De Morgan}\} \Rightarrow C = (\overline{A} + \overline{B})(A + B) = \overline{A}B + AB = A \oplus B \quad \text{(XOR)} \) |
| 7        | Final state = h |
Submission sheet for Part A1 Sheet 2
(remove and hand in together with your answers for part A2 and part B)

Last name: SOLUTIONS
Given name: 

Personal code: 
Sheet: 2

8

CLK
D
Q_{LATCH}
Q_{FF}

9
State diagram:

000

001

101

111

010

110

100

011

10
Standard TTL gate: 7402

This table is completed by the examiner!

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Points</td>
<td>11</td>
<td>12</td>
<td>13</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Sum</td>
</tr>
</tbody>
</table>

17