IE1204 Digital Design Answer Form April 2024

	Anonymized Code										
#	Answer with				Ans	wer	•			Points	
1	Decimal number										
2	8 bit two's complement hexadecimal number			C)x						
3	8 bit two's complement hexadecimal number	0x									
4	Boolean expression, Y =										
5	Circuit number										
6	Boolean expression, Y =										
7	MUX connections, Boolean expression or Gate										
	Row CD = 00										
	Row CD = 01										
	Row CD = 10										
	Row CD = 11										
8	Timing diagram										
	0 ms 5 ms 10 ms 15 ms 20 ms 25 ms	30 ms		35 ms		40 ms		45 ms			
	CLK										
	Q										
9	Flip-Flop or Latch #										
10	Maximum clock frequency = Is the Hold time constraint ok?			GHz							
				[] Yes [] No							
11	Number of states =										
	Final state $Q_3Q_2Q_1Q_0 =$										
12	Boolean expression Y =										
	Input $D_3D_2D_1D_0 =$										
12	. 3210	Р									
13	16 bit two's complement hexadecimal Product A x B	P									
14	B bit two's complement hexadecimal		Q R								
	Quotient (A / B) and Remainder	<u> </u>									
	8 result bits (S ₇ S ₆ S ₅ S ₄ S ₃ S ₂ S ₁ S ₀)	_									
16	Memory contents, 8 decimal digits										
TOTAL POINTS		Exa	Examiner sign								