

# IE1204 Digital Design Answer Form 2024-04-05

Anonymized Code			
<b>ABC-123</b>		<b>Exam 2024-04-05</b>	
#	Answer with	Answer	Points
1	Decimal number	<b>117</b>	<b>1</b>
2	8 bit two's complement hexadecimal number	<b>0xF5</b>	<b>1</b>
3	8 bit two's complement hexadecimal number	<b>0x21</b>	<b>1</b>
4	Boolean expression, Y =	$Y = \overline{B} + A \cdot C$	<b>1</b>
5	Circuit number	<b>#3</b>	<b>1</b>
6	Boolean expression, Y =	$\overline{B} \cdot \overline{D} + B \cdot D = \overline{B \oplus D}$	<b>1</b>
7	MUX connections, Boolean expression or Gate	$A + B$	<b>1</b>
	Row CD = 00	$A \cdot \overline{B}$	
	Row CD = 01	$A \oplus B$	
	Row CD = 10	$\overline{A \oplus B}$	
	Row CD = 11		
8	Timing diagram	<b>1</b>	
9	Flip-Flop or Latch #	<b>#2</b>	<b>1</b>
10	Maximum clock frequency =	<b>5 GHz</b>	
	Is the Hold time constraint ok?	<input checked="" type="checkbox"/> Yes <input type="checkbox"/> No	
11	Number of states =	<b>7</b>	
	Final state $Q_3Q_2Q_1Q_0 =$	<b>0 1 1 1</b>	<b>1</b>
12	Boolean expression Y =	$Y = Q_3 \cdot Q_1$	
	Input $D_3D_2D_1D_0 =$	<b>0 1 0 0</b>	<b>1</b>
13	16 bit two's complement hexadecimal Product A x B	<b>P 0x29D6</b>	<b>1</b>
14	8 bit two's complement hexadecimal Quotient (A / B) and Remainder	<b>Q 0x09</b>	<b>R 0x01</b>
15	8 result bits ( $S_7 S_6 S_5 S_4 S_3 S_2 S_1 S_0$ )	<b>1 0 0 1 0 0 0 0</b>	<b>1</b>
16	Memory contents, 8 decimal digits	<b>2 7 1 8 2 8 1 8</b>	
TOTAL POINTS		Examiner sign	<b>16</b>