IE1204 Digital Design Answer Form 2024-10-24

	Anonymized Code										
	·										
	Τ				_						
#	Answer with				Ans	wer	•			Points	
1	Decimal number										
2	8 bit two's complement hexadecimal number			0	x						
3	8 bit two's complement hexadecimal number	0x									
4	Boolean expression, Y =	-									
5	Circuit number										
6	Boolean expression, Y =										
7	MUX connections, Boolean expression or Gate										
	Row CD = 00										
	Row CD = 01										
	Row CD = 10										
	1000 000 100										
	Row CD = 11										
8	Timing diagrams										
	0 ms 5 ms 10 ms 15 ms 20 ms 25 ms	30 ms		35 ms		40 ms		45 ms			
	CLK										
	Q1										
	Q2										
	42										
9	Flip-Flop #										
10	Maximum circuit delay $t_{pd} =$ Is the Hold time constraint ok?			ps							
				[] Yes [] No							
11	Number of states =										
	Final state $Q_3Q_2Q_1Q_0 =$										
12	Boolean expression Y =					•		•			
	Input $D_3D_2D_1D_0 =$										
13	16 bit two's complement hexadecimal	P									
	Product A x B		0x								
14	8 bit two's complement hexadecimal	Q									
4-	Quotient (A / B) and Remainder	(0x 0x								
15	8 result bits (S ₇ S ₆ S ₅ S ₄ S ₃ S ₂ S ₁ S ₀)										
16	Memory contents, 8 hexadecimal digits	<u> </u>									
TOTAL POINTS		Exa	min	er si	gn						