


# Lecture 6

---

- I Annealing
- II Diffusion
- III Ion Implantation

## “Where we are today”



PS: This list of co-dependencies is not complete!

# Lecture 6

---

**I Annealing**

II Diffusion

III Ion Implantation

# Lecture 6

## Annealing



Furnace Anneal (FA), Rapid Thermal Anneal (RTA), Laser Spike Anneal (LSA)



## Doping in Silicon Technology

“Introducing a certain number and type of impurities into silicon with accurate doping profile.”


Examples:



**Applications:** MOSFET: Well, Gate, Source/Drain, Channel, etc.  
BJT: Base, Emitter, Collector, etc.

# Doping in Silicon Technology

## MOSFET: Requirements on doping



- ✓ Junction Depth  $x_j$
- ✓ Sheet Resistance  $R_s$
- ✓ Solubility

## Doping in Silicon Technology: Requirements

### Junction Depth $x_j$

$x_j$ : At the position  $x = x_j$ ,  $C_x$  (Diffused Impurity Concentration) =  $C_B$  (Bulk Concentration)

✓ When devices are scaled down by a factor of  $k$ , constant-field scaling principle requires  $x_j$  should also be scaled down by  $k$ .  
Simultaneously,


$$2R_{\text{contact}} + R_{\text{source}} + R_{\text{drain}} + 2R_{\text{ext}} < 0.10 (R_{\text{channel}})$$

✓ Increased control over  $x_j$  is required  $\Rightarrow$  Short Channel Effects, DIBL (drain induced barrier lowering)

**In modern CMOS technology, shallow junction and high-concentration doping are used to meet both the two requirements**

## Thermal Budget Crisis

- ITRS dictates scaling demands
- Technology needs to provide solutions to avoid SCEs)
- E.g. Annealing is critical for formation of shallow junctions




**FIGURE 6**  
Available time-at-temperature (thermal budget) to produce scaled p<sup>+</sup>n junction depths for four MOS technologies. Thermal diffusion sources are assumed with a fixed surface concentration of  $1 \times 10^{20}$  atoms/cm<sup>3</sup>. (After Fair, Ref. 15. © 1990 IEEE)



# Annealing Technology: Overview


## Temperature-Time Space for Junction Formation



Source: [www.semiconwest.com](http://www.semiconwest.com), J. Hebb, "Laser Spike Annealing: Meeting challenges for sub-40nm CMOS devices", Ultratech

## Furnace Anneal (FA)


- Horizontal furnaces have now largely been replaced by vertical furnaces
- Example: ASM Advance 400 series




- Furnace anneal can not meet thermal budget requirements. Alternatives?
- Rapid thermal heating for rates of 10-100 C/s

# Rapid Thermal Anneal (RTA)

- Ramp rate: 50-300 C°/s
- Largest concern: Temperature control
- Temperature non-uniformity due to varying emissivity



**FIGURE 4**  
Modes of radiation heat transfer in the system and to the ambient in a typical RTP reactor. (After Merchant *et al.*, Ref. 9.)




**FIGURE 3**  
Emissivity changes with varying polycrystalline Si thickness deposited on 0.5 μm SiO<sub>2</sub> as measured with a pyrometer at 3.5 μm in a black chamber (reflectivity,  $R_{CH} = 0$ ) and in a 70% reflecting chamber. (After Hill, Ref. 7.)

## Rapid Thermal Anneal (RTA)

RTA is used for:

- Anneal and ultra-shallow junction formation
- Oxidation (RTO)
- Silicon epitaxy (in particular high-temp epi)
- CVD of poly and dielectrics (e.g. Centura modules)
- Silicides (Ti salicide process)
- Frequently integrated in single-wafer cluster tools



**FIGURE 10**

Example of rapid thermal processing modules in a radial, multichamber cluster designed for better particle exclusion, interprocess ambient control, and flexible operation. (After Rosser, Moynagh, and Affolter, Ref. 24.)

# Laser Thermal Annealing (LTA) / Laser Spike Anneal (LSA)

## Advantages of LTA/LSA

- Low thermal budget
- Ultra-fast annealing ( $< \mu\text{s}$ )
- Melt vs. non-melt or submelt process
- Diffusionless activation (non-melt)
- E.g. non-melt millisecond laser for 45nm CMOS
- Used heavily in Thin Film Transistor (TFT) applications to crystallize polysilicon
- For TFT, reduces temperatures from  $\sim 1000\text{ C}$  to  $\sim 400\text{ C}$





Fig. 1. Dopant profiles for as implanted,  $E_{\text{las}} = 20, 33, 40$  and  $45\%$ . Inset: extracted junction depth.

Source: [www.excico.com](http://www.excico.com)  
 “Microscale Process Uniformity by Excico LTA”

# Laser Thermal Annealing (LTA) / Laser Spike Anneal (LSA)

Logic device applications today ... and in the **future**




## Long dwell applications

- Defect anneal (replace RTA spike anneal)
- Stress reduction
- Solid Phase Epitaxy (SPE) applications (e.g., Si:C, FINFET)

## Low temp applications

- Nickel silicide formation (replace RTP for one or both steps)
- Post silicide activation



Source: [www.semiconwest.com](http://www.semiconwest.com), J. Hebb, "Laser Spike Annealing: Meeting challenges for sub-40nm CMOS devices", Ultratech



# Lecture 6

I Annealing

**II Diffusion**

III Ion Implantation

# Diffusion in Silicon

- **Introduction**
  - Dopants in Silicon Devices
  - Technology for diffusion
- Diffusion
  - Solid solubility
  - Intrinsic diffusion and diffusion constant
  - Extrinsic diffusion and electrical field effect
- Microscopic description
  - Diffusion during Thermal Oxidation
  - Dopant-Defect Interactions
- Diffusion in polysilicon
- Characterization





# Introducing Dopants into Silicon

In the past:

Pre-deposition of dopants from gas, liquid or solid followed by diffusion ("drive-in")



Dominating since late 70's:

Ion implantation of dopant ions followed by activation and crystal repair ("anneal")



(a)

Diffusion



(b)

Ion Implantation

(Sze p. 381)

# Pre-deposition of dopants: “Classical” technology




Fig. 4.27 Liquid-source diffusion system.




Fig. 4.29 Planar source arrangement

**Table 5. SELECTED SOURCES FOR CHEMICAL DIFFUSION IN SILICON**

Dopant	Gaseous Source	Liquid Source	Solid Source
As	$\text{AsH}_3$ , $\text{AsF}_3$	arsenosilica <sup>s</sup>	$\text{AlAsO}_4^{\text{d}}$
P	$\text{PH}_3$ , $\text{PF}_3$	$\text{POCl}_3$ , phosphosilica <sup>s</sup>	$\text{NH}_4\text{H}_2\text{PO}_4^{\text{d}}$ , $(\text{NH}_4)_2\text{H}_2\text{PO}_4^{\text{d}}$
B	$\text{B}_2\text{H}_6$ , $\text{BF}_3$ , $\text{BCl}_3$	$\text{BBr}_3$ , $(\text{CH}_3\text{O})_3\text{B}$ borosilica <sup>s</sup>	$\text{BN}^{\text{d}}$
Sb	$\text{SbH}_3^{\text{I}}$	$\text{Sb}_3\text{Cl}_5$ , antimonysilica <sup>s</sup>	$\text{Sb}_2\text{O}_3$ , $\text{Sb}_2\text{O}_4$


d = disc source    s = spin on source    I = ion implantation source only

## Diffusion in Silicon

- Introduction
  - Dopants in Silicon Devices
  - Technology for diffusion
- Diffusion
  - Solid solubility
  - Intrinsic diffusion and diffusion constant (Fick's Law)
  - Extrinsic diffusion and electrical field effect
- Microscopic description
  - Diffusion during thermal oxidation
  - Dopant-Defect Interactions
- Diffusion in polysilicon
- Characterization

# Dopant Solid Solubility

- ✓ **Solid solubility:** The maximum concentration in equilibrium states for impurities dissolved in silicon but without any segregation phase.
- ✓ Solid solubility - the maximum thermodynamic concentration
- ✓ The maximum impurity concentration below which the electrical activity can be restricted/changed dynamically - **electrical solid solubility**
- ✓ Impurities beyond electrical solid solubility may form neutral complex and hence have no contribution to carriers in the doped region




n-type: P, As, Sb

p-type: B, Al, Ga, Al

-for most dopants  
highest concentration  
below the melting point  
of Si

# Active and Inactive Dopants in Silicon

Substitutional



- $As_4V$  is one possible electrically inactive form.

Solid solubility of As in silicon:  $2 \times 10^{21} \text{ cm}^{-3}$

Electrically-activable concentration of As:  $2 \times 10^{20} \text{ cm}^{-3}$

## Intrinsic Diffusion (classical case)

*Fick's two diffusion laws*

Fick I:  $F = -D \frac{\partial C}{\partial x}$        $F = \text{flow of atoms [cm}^{-2}\text{s}^{-1}]$   
 $C = C(x,t) = \text{dopant concentration [cm}^{-3}]$

where  $D = \text{diffusion constant (or diffusivity) [cm}^2\text{/s]}$

Continuity equation:  $\frac{\partial C}{\partial t} = -\frac{\partial F}{\partial x}$

Fick II:  $\frac{\partial C}{\partial t} = \frac{\partial}{\partial x} \left( D \frac{\partial C}{\partial x} \right)$       (1)      “What goes in and does not go out, stays there.”

Assume  $D$  is independent of  $C$  (and hence  $x$ )  $\rightarrow$

$$\frac{\partial C}{\partial t} = D \frac{\partial^2 C}{\partial x^2} \quad (2)$$

Simple solution: no variation over time ( $C = a + bx$ , see oxidation).

Boundary conditions yield two different analytical solutions for  $C(x,t)$ .

## Solution 1: Constant number of Dopants on the Surface

For example from a low-energy ion implant followed by anneal


$$C(x,0) = 0 \quad C(\infty, t) = 0$$

$$\int_0^{\infty} C(x, t) dx = S$$

Solution to Eq. (2) is a Gaussian profile:

$$C(x, t) = C_s(t) e^{-x^2/4Dt}$$

$$C_s(t) = \frac{S}{\sqrt{\pi Dt}} \quad \sqrt{Dt} = \text{diffusion length}$$



(Sze p 387)

## Solution 2: Infinite number of Dopants on the Surface

Corresponds to a constant surface concentration ( $= C_s$ )

For example from a deposited chemical dopant source ( $\text{POCl}_3 \dots$ ) followed by drive-in



$$C(x,0) = 0 \quad C(\infty, t) = 0$$

$$C(0,t) = C_s$$

Solution to Eq. (2) is a so-called complementary error function *erfc*

$$C(x,t) = C_s \operatorname{erfc}\left(\frac{x}{2\sqrt{Dt}}\right)$$

$$\operatorname{erfc}(z) = 1 - \frac{2}{\sqrt{\pi}} \int_0^z e^{-a^2} da$$



(Sze p 387)




# Diffusion: Temperature dependence

$$D = D_o e^{-E_a/kT} \quad \text{where } E_a = \text{activation energy}$$

Dopant diffusion in Si:  $E_a = 3.5\text{-}4.5 \text{ eV}$

Self-diffusion in Si:  $E_a = 5 \text{ eV}$




(Sze p. 384)

Process Integration:

Thermal budget in a process is often attributed to the  $Dt$  product. Total process **thermal budget**:

$$Dt = D_1 t_1 + D_2 t_2 + D_3 t_3 + \dots$$




# Extrinsic Diffusion: Concentration Dependence

High impurity concentrations  $10^{19} - 10^{20} \text{ cm}^{-3}$

Denoted *extrinsic* diffusion case since

$C > n_i$  (intrinsic carrier concentration)  $\rightarrow$

$D = D(C) \rightarrow$  Solution of Eq. (1) required (numerically computed)




E.g.  $N_i(T=1000^\circ\text{C}) = 7 \times 10^{18} \text{ cm}^{-3}$

**Fig. 7** Donor impurity diffusion coefficient versus electron concentration showing regions of intrinsic and extrinsic diffusion.<sup>8</sup> (Sze p. 392)

## Extrinsic Diffusion: Concentration Dependence

Modifications to Fick's law:

Generalized D expression (n-type Si):  $D = D_0 + D^- \left( \frac{n}{n_i} \right) + D^+ \left( \frac{n}{n_i} \right)^2$





On atomic level, D-terms are determined by neutral and charged point defects ( $D^+$  for p-type)

Result:  
"Box-like" diffusion profiles

## Extrinsic Diffusion: Electrical Field Effect

- For extrinsic diffusion, electrical fields from dopants affect final profiles.
- E.g. electrons diffuse faster than donors




- Electrical field drags dopants into the bulk: Enhanced diffusion by a factor 1-2
- Simulation example pn junction

**Figure 7-26** Simulation of the  $\mathcal{E}$ -field effect using TSUPREM IV [7.14] at 1000°C. The electric field causes the diffusion of the low-concentration boron to be drastically affected in the vicinity of the junction.

Process simulators include concentration dependence and electric field effect

## Diffusion: Dopant Pileup (on addition to Segregation)

- Dopants may also segregate to an interface layer, perhaps only a monolayer thick. Interfacial dopant dose loss or pile-up may consume up to 50% of the dose in a shallow layer.



- In the experiment (right) 40% of the dose was lost in a 30 sec anneal.

## Diffusion in Silicon


- Introduction
  - Dopants in Silicon Devices
  - Technology for diffusion
- Diffusion
  - Solid solubility
  - Intrinsic diffusion and diffusion constant (Fick's Law)
  - Extrinsic diffusion and electrical field effect
- **Microscopic description**
  - Diffusion during Thermal Oxidation
  - Dopant-Defect Interactions
- Diffusion in polysilicon
- Characterization

## Microscopic Description of Diffusion

- The extended diffusion model is not able to explain several anomalies observed in diffusion of impurities in Si.
- A microscopic (atomistic) description is needed.
- Diffusion is the interaction between individual impurity atoms and point defects in the lattice:

**Vacancy-assisted diffusion: (V)**


*Sb, partly As*



Large atoms e.g. Sb prefer V

# Microscopic Description of Diffusion

Interstitial-assisted diffusion: (I) *B, Ph, partly As*



Small atoms, e.g. B prefer I

**Figure 7-35** Schematic of interstitial assisted kick-out diffusion (left) and interstitialcy-assisted diffusion (right) mechanisms.

(Plummer p 418-9)

Formulation:  $A + I \leftrightarrow AI$  where A is impurity atom  
*Defects I and V can be neutral or charged*



# Diffusion during Thermal Oxidation

Formation of SiO<sub>2</sub> → volume expansion → compressive stress which is relieved by injection of *I*

*Consequences:*

Diffusion of B and Ph enhanced

**OED = oxidation-enhanced diffusion**


Diffusion of Sb retarded

**ORD = oxidation-retarded diffusion**

Concentration of V is reduced by recombination with *I*


Diffusion of As somewhat enhanced

Simulations:



(Plummer p 420)


Experiment:



(Plummer p 422)

Also oxidation-induced stacking faults (OSF) explained by *I* injection


# Diffusion during Thermal Oxidation



- Oxidation provides an I injection source.
- Nitridation provides a V injection source.
- Stacking faults serve as "detectors" as do dopant which diffuse.

## Dopant-Defect Interactions


- P diffusion at high conc. generates silicon *interstitials* which are "pumped" into the bulk
- → from surfaces a strong source of interstitials from kinks and ledges, this causes a supersaturation of interstitials in the substrate



# Dopant-Defect Interactions

Example:

- Pumping of  $I$  from kink region is responsible for the "emitter push" effect in bipolar transistors, *i.e.* base widening
- The injected  $I$  from the emitter will act to enhance B diffusion
- Primary reason why As replaced P as emitter dopant



## Dominant Diffusion Mechanism

Dopants diffuse with a fraction

$f_i$  interstitial-type diffusion mechanism

AND with a fraction

$f_v = 1 - f_i$  vacancy-type mechanism

	$f_i$	$f_v$
<b>Silicon</b>	<b>0.6</b>	<b>0.4</b>
<b>Boron</b>	<b>1.0</b>	<b>0</b>
<b>Phosphorus</b>	<b>1.0</b>	<b>0</b>
<b>Arsenic</b>	<b>0.4</b>	<b>0.6</b>
<b>Antimony</b>	<b>0.02</b>	<b>0.98</b>


## Diffusion in silicon

- Introduction
  - Dopants in Silicon Devices
  - Technology for diffusion
- Diffusion
  - Solid solubility
  - Intrinsic diffusion and diffusion constant (Fick's Law)
  - Extrinsic diffusion and electrical field effect
- Microscopic description
  - Diffusion during thermal oxidation
  - Dopant-Defect Interactions
- Diffusion in Polysilicon
- Characterization

# Impurity Diffusion in Polysilicon

Diffusion of dopants occurs both inside grains and between grains (*i.e.* in grain boundaries)

- Diffusion in grain-boundary is typically 100-1000 larger than inside a grain
- Texture and grain size of the poly largely influence the electrical properties
- Impurities themselves also affect grain growth (e.g. P enhances grain growth)
- During activation of heavily-doped polysilicon segregates P and As impurities to grain boundaries (but not B!)



## Diffusion in silicon

- Introduction
  - Dopants in Silicon Devices
  - Technology for diffusion
- Diffusion
  - Solid solubility
  - Intrinsic diffusion and diffusion constant (Fick's Law)
  - Extrinsic diffusion and electrical field effect
- Microscopic description
  - Diffusion during thermal oxidation
  - Dopant-Defect Interactions
- Diffusion in Polysilicon
- **Characterization**



# Characterization of Diffused Profiles

1-D profiles:

*Chemical profile:*

SIMS (Secondary ion mass spectrometry) gives chemical concentration with very good sensitivity (ppb) and resolution

*Electrically-activated dopants:*

Sheet resistance

Spreading resistance (see picture on next slide)



Differential conductivity such as Hall (DHE) (anodic oxidation for depth profiling)

C-V

## Characterization of Diffused Profiles (SSRM)

2-D profiling very difficult (but needed for deep-submicron MOSFETs)

- XTEM + FIB with chemical etches
- Scanning capacitance microscopy (SCM)
- Scanning Spreading Resistance Microscopy (SSRM)
  - E.g. fine tune the Kinetic Monte Carlo simulations of laser annealing



Source: IMEC

## Summary of key ideas

- **Selective doping is a key process in fabricating semiconductor devices.**
- **Doping atoms generally must sit on substitutional sites to be electrically active.**
- **Both doping concentration and profile shape are critical in device electrical characteristics.**
- **Ion implantation is the dominant process used to introduce dopant atoms. This creates damage and thermal annealing is required to repair this damage.**
- **During this anneal dopants can diffuse much faster than normal**
- **Atomistic diffusion processes occur by pairing between dopant atoms and point defects.**
- **In general diffusivities are proportional to the local point defect concentration.**
- **Point defect concentrations depend exponentially on temperature, and on Fermi level, ion implant damage, and surface processes like oxidation.**
- **As a result dopant diffusivities depend on time and spatial position during a high temperature step.**
- **Powerful simulation tools exist today which model these processes and which \ can predict complex doping profiles.**



# Lecture 6

- I Annealing
- II Diffusion
- III Ion Implantation**

## Lecture 6: Overview

- Introduction
- Technology and Applications
- Classical Distribution Model for *a*-Si
- Extended Model for *a*-Si
- Channelling
- Annealing
  - Damage
  - Activation

# Ion Implantation: Introduction

## Doping method



Diffusion

Ion implantation (I/I)



## Control parameters

Time and temperature

Current (dose) and voltage (energy)



Diffusion



Ion Implantation

(see p.381)

# Ion Implantation: Introduction

## Advantages of Ion Implantation (I/I):

- Low temperature process (hardened resist mask can be used up to ~120°C)
- Accurate measurement of dose using a Faraday cup
- Good control of resulting vertical dopant profile
- Lateral engineering possible by tilted implants
- Very uniform doping across wafer

## Disadvantages of I/I:

- I/I introduces crystal damage which requires subsequent annealing at high temperature
- Anomalous enhanced impurity diffusion during annealing after I/I


## Lecture 6: Overview

- Introduction
- Technology and Applications
- Classical Distribution Model for *a*-Si
- Extended Model for *a*-Si
- Channelling
- Annealing
  - Damage
  - Activation



# Ion Implantation Technology

## Schematics of an Implantation Tool



# Ion Implantation Technology

## Basic Operation

Energy range	200 eV up to several MeV
Ion current $I$	Up to 30 mA
Dose range	$10^{11}$ up to $2 \times 10^{16}$ cm <sup>-2</sup>
Gaseous ion sources	BF <sub>3</sub> (for BF <sub>2</sub> and B), Ar
Solid ion sources	As, Sb, Ph, Ge, Si

$$Dose = \frac{1}{A} \int \frac{I}{q} dt$$

where  $A$  = implanted area

## Mass separation

$V$  = extraction voltage

$B$  = magnetic field

$R$  = radius of analyzing magnet

$v$  = ion velocity


$$\frac{Mv^2}{R} = q \cdot \vec{v} \times \vec{B}$$

$$RB = \sqrt{\frac{2MV}{q}}$$

Permits separation of ion with mass  $M$  and charge  $q$

# Ion Implantation: Application in ICs

CMOS  
Manufacturing




9-10 different I/I  
identified !

Source/Channel/Drain  
50-200 nm deep  
 $10^{17}$ - $10^{20}$  atoms/cm<sup>3</sup>

CMOS Well  
500-3000 nm deep  
 $10^{15}$ - $10^{17}$  atoms/cm<sup>3</sup>


# Ion Implantation: Application in SOI Wafer Fabrication

## SIMOX PROCESS




# Ion Implantation: Application in SOI Wafer Fabrication


## SMARTCUT® (SOITEC Unibond®) PROCESS



**Initial silicon**




**Oxidation**



**Buried oxide**


**Smart-Cut  
implant**



**H<sup>+</sup> ions  $5 \times 10^{16} \text{ cm}^{-2}$**

He can also be used  
Can be performed  
using PII

**Cleaning and  
bonding**




Wet clean or plasma  
treated bonding

## Lecture 6-2: Overview


- Introduction
- Technology and Applications
- Classical Distribution Model for *a*-Si
- Extended Model for *a*-Si
- Channelling
- Annealing
  - Damage
  - Activation

## Range of Implanted Ions

- Random collisions in crystal determine the ion path
- First-order model neglecting backscattering, sputtering, secondary e<sup>-</sup>



Schematic of the ion range  $R$   
and projected range  $R_p$



Two-dimensional distribution  
of the implanted ions

Statistical fluctuations in  $R \rightarrow$  standard deviation expressed as:

$$\begin{aligned} \text{Projected straggle} &= \Delta R_p, \\ \text{Lateral straggle} &= \Delta R_{\perp} \end{aligned}$$

# Ion Implantation: Basic Theory

Range  $R$  is calculated from:

$$R = \int_0^R dx = \int_0^{E_0} \frac{dE}{S_n(E) + S_e(E)}$$

where  $S_n(E)$  and  $S_e(E)$  are the nuclear and electronic stopping power, respectively.

## 1. Nuclear stopping $S_n(E)$

Elastic collisions  $\rightarrow S_n(E) \propto E$  at low energies, then decreases [screening function]


## 2. Electronic stopping $S_e(E) \propto E^{1/2}$

Polarization lags behind moving ion


$M_1$  = Ion mass

$M_2$  = Target atom mass

$E_0$  = Initial energy



## 2. Dielectric Medium







## Basic theory cont'

Total stopping:  $S = \frac{dE}{dx} = S_n(E) + S_e(E)$  [eV/Å]


$R_p$  and  $\Delta R_p$  from the Lindhard-Scharff-Schiott theory:  $R_p \cong \frac{R}{1 + \frac{M_2}{3M_1}}$

Range and straggle for *amorphous* Si:  $\Delta R_p \cong \frac{2}{3} \left[ \frac{\sqrt{M_1 M_2}}{M_1 + M_2} \right] R_p$



## Distribution of Implanted Ions

- Profiles can often be described by a Gaussian distribution, with a projected range and standard deviation
- Example: 200keV implants of Sb, As, P and B



# Distribution of Implanted Ions

Simplest model:

Gaussian with standard deviation  $\Delta R_p$  symmetric around  $R_p$

$$N(x) = N_0 e^{\left( \frac{-(x-R_p)^2}{2\Delta R_p^2} \right)}$$


$$N_0 = \frac{\Phi}{\sqrt{2\pi}\Delta R_p} \quad (\text{peak concentration})$$

Definition implanted dose:  $\Phi = \int_{-\infty}^{+\infty} N(x) dx$

However, experimental profiles are quite different, e.g. B

Primarily because of back-scattering of B ions during I/I.

→ Extended Model →



Schematic of the interactions of primary energetic He ions with a graphene layer on SiO<sub>2</sub> substrate, showing the production of secondary electrons (SE<sub>I</sub> at the primary beam and SE<sub>II</sub> at the secondary scattered ion exiting the surface), back scattered ions (BSI) and secondary ions (SI).

Bell et al. Nanotechnology **20** (2009) 455301

## Lecture 6-2: Overview

- Introduction
- Technology and Applications
- Classical Distribution Model for *a*-Si
- Extended Model for *a*-Si
- Channelling
- Annealing
  - Damage
  - Activation

## Extended Model: Four-moment distribution


Realistic profiles using the so-called Pearson IV distribution

**Range:** 
$$R_P = \frac{1}{Q} \int_{-\infty}^{\infty} x C(x) dx$$

**Std. Dev:** 
$$\Delta R_P = \sqrt{\frac{1}{Q} \int_{-\infty}^{\infty} (x - R_P)^2 C(x) dx}$$

**Skewness:** 
$$\gamma = \frac{\int_{-\infty}^{\infty} (x - R_P)^3 C(x) dx}{Q \Delta R_P^3}$$

**Kurtosis:** 
$$\beta = \frac{\int_{-\infty}^{\infty} (x - R_P)^4 C(x) dx}{Q \Delta R_P^4}$$



(Sze, VLSI p 335)

asymmetry of distribution

flatness of top region

“peakedness”


Provided Si surface amorphous, the Pearson IV can also be applied to crystalline Si.

## Lecture 6-2: Overview


- Introduction
- Technology and Applications
- Classical Distribution Model for *a*-Si
- Extended Model for *a*-Si
- Channelling
- Annealing
  - Damage
  - Activation

# Channelling

Channeling can produce unexpectedly deep profiles




$\langle 110 \rangle$



$\langle 100 \rangle$



$\langle 111 \rangle$





Random orientation



# Channelling

Channel tails in B profiles implanted in  $\langle 100 \rangle$  Si

Zero tilt and rotation






# Channelling

Two distributions ("dual-Pearson") needed to describe I/I in crystalline Si. Further on, dose dependence must be added.


*Dose dependence:* Channelling decreases with dose because of accumulated damage



**Fig. 28** Channelling of phosphorus ions in silicon. Insert shows the schematic trajectory of a channeled particle.<sup>21</sup>

(Sze p. 414)

Channelling in Si reduced by:  
Wafer tilt typically around  $7^\circ$  during I/I  
Pre-amorphize surface by Ar, Si or Ge  
implant through surface oxide and/or nitride  
thin layer



(Sze p. 413)

## Lecture 6-2: Overview

- Introduction
- Technology and Applications
- Classical Distribution Model for *a*-Si
- Extended Model for *a*-Si
- Channelling
- Annealing
  - Damage
  - Activation

# Lattice disorder caused by I/I in crystalline material

Light ions (B): mainly electronic stopping  
 Heavy ions (P, As, Sb): mainly nuclear stopping → amorphous layer created!  
 (compare schematic on slide 24)




Fig. 29 Implantation disorder due to (a) light ions and (b) heavy ions.<sup>3, 15</sup>

(Sze p. 416)




FIGURE 12

A plot of the critical dose necessary to make a continuous amorphous layer as a function of temperature. (After Morehead and Crowder, Ref. 23.)

(VLSI p. 343)


## Lattice disorder caused by I/I in crystalline material

Consider a 30keV arsenic ion, which has a range of 25 nm, traversing roughly 100 atomic planes.

The number of displaced particles per incoming ion is

$$n = \frac{E_n}{2E_d} = \frac{30,000}{2 \times 15} = 1000 \text{ ions}$$


$E_d = 15\text{eV}$   
(displacement energy in silicon)



## Damage annealing

- Remove damages caused by implantation and recover si lattice to its original perfect crystalline structure
- Drive impurity into electrically active sites - substitutional sites
- Restore carrier mobility

**Note:** Annealing should avoid substantial impurity redistribution.



## Damage annealing

Annealing:

Repairing lattice damage and dopant activation

Furnace anneal and/or RTA

Plot of required anneal temperature for 90% activation:




Fig. 30 Annealing temperature versus dose for 90% activation of boron and phosphorus ions.<sup>2, 18</sup>

Drastic reduction in anneal temp. for Ph dose  $> 1\text{E}15 \text{ cm}^{-2}$  due to amorphization


Leads to **solid phase epitaxy** (SPE) of damaged material.

SPE is rapid and requires relatively low temperatures.

# Damage annealing: SPE


Problem during SPE

- Material below amorphization threshold can be very difficult to anneal out:
- End-of-Range (EOR) defects



## Damage annealing: SPE

- When the substrate is amorphous, SPE provides an ideal way of repairing the damage and activating dopants (except that EOR damage may remain).
- At lower implant doses, activation is much more complex because stable defects form.






# Anomalies during dopant activation

## 1. Reverse annealing of implanted B and Ph

In certain region, dopant activation decreases with T!

*Explanation:*

- Implantation generates silicon interstitials.
- These compete with B / Ph for substitutional sites (e.g.  $B_S + I \rightarrow B_I$ )
- Interstitial pairing of inactive complexes




Solved by increasing temperature (must be traded off against diffusion!)

# Anomalies during dopant activation (TED)

## 2. Transient enhanced diffusion (TED) of B

Diffusion in implanted B sample *larger* for an activation of 800°C, 2 min than 1000°C, 10 s!

Burst of diffusion several 1000 times faster than undamaged




## Anomalies during dopant activation (TED)

### Explanation:

- Implant damage, in particular interstitial-type, is much slower restored at lower temperatures.
- These interstitials enhance B diffusion which then can be much larger than what is expected from normal thermal diffusion.

- TED is a problem in modern CMOS and bipolar technology
- Mitigated by low-energy I/I trend
- Simulation example: Buried B profile is affected by surface As I/I
- SPE regrowth in As region
- Interstitials affect mainly B region



(Plummer p. 486)

- **Ion implantation provides great flexibility and excellent control of implanted dopants.**
- **Since implanted ion energies are  $\gg$  Si-Si binding energy ( $\approx 15$  eV), many Si lattice atoms are displaced from lattice positions by incoming ions.**
- **This damage accumulates with implanted dose and can completely amorphize the substrate at high doses.**
- **The open structure of the silicon lattice leads to ion channeling and complex as-implanted profiles.**
- **TED is the biggest single problem with ion implantation because it leads to huge enhancements in dopant diffusivity and difficulty in achieving shallow junctions.**
- **Physically based understanding of TED has led to methods to control it (RTA annealing).**
- **Nevertheless, achieving the shallow junctions required by the NTRS will be a real challenge in the future since ion implantation appears to be the technology**