IE1205 Digital Design 6.0 credits

Digital design

After completed course the student should be able to 
-apply the basic teoretical knowledge for analysis and synthesis of combinatorial and sequential logic devices by
-chosing accurate practical problem solutions and simulation of designing digital devices
-describe digital components with hard desciption language (VHDL)
-explain the limitation of system performance designed in MOS-technoligy

Show course information based on the chosen semester and course offering:

Offering and execution

No offering selected

Select the semester and course offering above to get information from the correct course syllabus and course offering.

Course information

Content and learning outcomes

Course contents *

Number System and Codes. Binary Arithmetic. Booolean algebra and Booolean functions. Logic operations. Logic gates. Optimisation methods. Combinational function blocks. Digital arithmetic. Design of combinational circuits. Latches and Flips-Flops. Counters. Sequential circuits. Finite state diagrams. Finite state machine of Mealy and Moore type. Asynchronous sequential circuits. Design of synchronous and asynchronous sequential circuits. Programmable logic. Introduction to VHDL. Memory. Fundamental MOS-technology.

Intended learning outcomes *

After completed course the student shall be able to

- use boolean algebra to describe and optimise logic functions

- draw and interpret schematics with symbols for logic gates and standard digital components

- analyse small combinational and sequential logic circuits and determine their functionality

- design small combinational and sequential logic circuits which implement a given function

- use tools for simulation of combinational and sequential digital circuits

- determine the functionality of small digital circuits that are described using a hardware description language

- give the functionality of simple CMOS-schematics by a boolean equation

- understand how the physical properties affect the timing characteristics of digital circuits

Course Disposition

No information inserted

Literature and preparations

Specific prerequisites *

No information inserted

Recommended prerequisites

No information inserted

Equipment

No information inserted

Literature

Digital Design and Computer Architecture, 2nd edition, David Money Harris and Sarah L. Harris, Morgan Kaufmann 2013, ISBN 978-0-12-394424-5

Or

Digital Design and Computer Architecture, Arm Edition, David Money Harris and Sarah L. Harris, Morgan Kaufmann 2015, ISBN 978-0-12-800056-4

Examination and completion

Grading scale *

A, B, C, D, E, FX, F

Examination *

  • LAB1 - Laboratory Work, 2.0 credits, Grading scale: P, F
  • TEN1 - Examination, 4.0 credits, Grading scale: A, B, C, D, E, FX, F

Based on recommendation from KTH’s coordinator for disabilities, the examiner will decide how to adapt an examination for students with documented disability.

The examiner may apply another examination format when re-examining individual students.

Other requirements for final grade *

For the final grade all examination parts (TEN1 and LAB1) have to be passed.

Opportunity to complete the requirements via supplementary examination

No information inserted

Opportunity to raise an approved grade via renewed examination

No information inserted

Examiner

Ahmed Hemani

Further information

Course web

Further information about the course can be found on the Course web at the link below. Information on the Course web will later be moved to this site.

Course web IE1205

Offered by

EECS/Electronics and Embedded Systems

Main field of study *

Technology

Education cycle *

First cycle

Add-on studies

No information inserted

Ethical approach *

  • All members of a group are responsible for the group's work.
  • In any assessment, every student shall honestly disclose any help received and sources used.
  • In an oral assessment, every student shall be able to present and answer questions about the entire assignment and solution.

Supplementary information

In this course, the EECS code of honor applies, see: http://www.kth.se/en/eecs/utbildning/hederskodex.